Tensilica DSP core does 100 GMACs at 1W
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Rick Merritt, EETimes
8/19/2011 9:15 AM EDT
PALO ALTO, Calif. – Tensilica described a new integer DSP core for next-generation cellular applications that when made in a 28nm process can compute 100 GMACs/second at less than a Watt. The BBE64 core is a new instruction set architecture based on the companies' current Xtensa LX4 core.
"We are trying to build a world-leading DSP core, arguably the fastest DSP core yet," said Chris Rowen, Tensilica founder and chief technologist in a talk at the Hot Chips event here.
The BBE64 combines SIMD and VLIW concepts and lets designers configure processors for a range of handset and base stations uses. Rowen said the core run at data rates of "a few hundred MHz" could process 2x2 MIMO LTE Advanced signals at 1 Gbit/second across 100 MHz of spectrum.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Tensilica Reaches Audio DSP Milestones: 300 Million HiFi Audio/Voice DSPs, Over 100 Software Packages, More Than 30 Partners
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Cadence Expands Tensilica Vision Family with Radar Accelerator and New DSPs Optimized for Automotive Applications
- Cadence Expands Tensilica IP Portfolio with New HiFi and Vision DSPs for Pervasive Intelligence and Edge AI Inference
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models