Sidense Sues Kilopass and CEO, Charlie Cheng
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Sidense files lawsuit on five counts including Defamation, Interference, and Unfair Competition in the District Court for the Northern District of California
Ottawa, Canada – (Sept. 2, 2011) - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, has filed a lawsuit against Kilopass Technology Inc. as well as its CEO, Mr. Charlie Cheng, in the United States District Court for the Northern District of California. Sidense is seeking a jury trial and damages for five causes of action, including Defamation, Intentional Interference with Contractual Relations, Intentional Interference with Prospective Economic Advantage, Unfair Competition under California Business and Professions Code as well as Federal Unfair Competition.
Sidense’s complaint is based upon alleged false and misleading information Kilopass and Mr. Cheng have disseminated generally in the marketplace, and to Sidense’s customers and potential customers, including such information regarding Sidense, its technology, and its patent rights, and also including such information regarding patent infringement litigation and United States Patent and Trademark Office patent reexamination proceedings pending between Sidense and Kilopass.
"We hope persons who believe they may have received such information from Kilopass or Mr. Cheng will contact us," said Xerxes Wania, Sidense's CEO and President. "Customers should be free to select technology on its merits, without being subjected to false and misleading information intended to spread fear, uncertainty and doubt."
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™
architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.
Sidense SiPROM, SLP and ULP memory products, embedded in over 160 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
|
Related News
- Kilopass' CEO Charlie Cheng to Keynote Chinese American Semiconductor Professional Association
- Kilopass Technology Announces Charlie Cheng as the New CEO
- Judge Orders Kilopass to Pay Sidense $5.5 Million in Legal Fees and Costs for Baseless Patent Infringement Lawsuit
- Executive Insight: Charlie Cheng
- Sidense Wins: United States Court of Appeals for the Federal Circuit Affirms District Court Decisions
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |