English
Upcoming Xilinx FPGA shows 3-D IC progress
Rick Merritt, EETimes
9/8/2011 8:17 AM EDT
TAIPEI – Xilinx will sample this fall an FPGA that packs two million logic cells thanks to use of an emerging stacked silicon interconnect. The chip shows progress in so-called 2.5-generation silicon interposer techniques, but Xilinx and others cautioned many challenges are still ahead for making full 3-D stacks using through silicon vias (TSVs).
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related News
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
- GloFo Shows Progress in 3D Stacks
- Xilinx Ships World's First Heterogeneous 3D FPGA
- 3-D FPGAs enable silicon convergence
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset