Vitesse and Aliathon Collaborate on 40G/100G OTN
Aliathon to License Vitesse's 40G and 100G eFEC Cores for FPGA Implementation in OTN Applications
CAMARILLO, Calif. - September 13, 2011 - Vitesse Semiconductor Corporation (NASDAQ: VTSS), a leading provider of advanced IC solutions for Carrier and Enterprise networks, and Aliathon Ltd., today announced that Aliathon will license Vitesse’s patented portfolio of 40G and 100G hard decision enhanced Forward Error Correction (eFEC) cores for its FPGA and ASSP solutions aimed at emerging Optical Transport Network (OTN) applications.
Widely applied in fiber optic communications, eFEC reduces bit error rate in typically noisy signal environments. Developing cost-effective, improved signal-to-noise ratio solutions becomes a significant challenge as metro and long-haul networks transition up to 100G data rates and beyond. Vitesse solves this issue with its patented Continuously Interleaved BCH (CI-BCH™) eFEC code which offers the highest performing hard decision eFEC available today and is the industry’s only eFEC implementable in FPGA form at 100G.
“With optical networks rapidly evolving to accommodate growing bandwidth demands, service providers are focused on lower cost and power per bit in their metro and long-haul 100G systems,” said Steve Perna, vice president of product marketing at Vitesse. “Vitesse's CI-BCH eFEC technology enables 40G and 100G backbones to operate over longer spans with lower power, lower cost, and lower latency. We are excited to add Aliathon to the growing ecosystem of OEMs, ASSP and FPGA solution providers using CI-BCH technology to implement high-density 40G and 100G Optical Transport solutions.”
“Providing industry leading eFEC technology is a critical component in Aliathon’s OTN strategy,” said Alan McDade, commercial director at Aliathon. “Part of Aliathon’s value to our clients is rapidly adapting to new requirements in the OTN network. Working with today’s leader in OTN eFEC technology is testament to that fact. The combination of Aliathon’s framing, mapping and muxing technology for OTN with the Vitesse eFEC offers our clients a flexible, feature rich, high performance, cost effective and power efficient solution. Aliathon’s intention is to tightly couple Vitesse’s technology with our own and roll out a range of 100G OTN products throughout Q4-2011.”
Vitesse’s 40G/100G eFEC Cores
The Vitesse 40G/100G eFEC core portfolio is based on Vitesse’s patented and industry-leading CI-BCH eFEC technology. CI-BCH represents a breakthrough in block coding forward error correction technology necessary for optimal signal-to-noise ratio at these high data rates. Major advantages of the CI-BCH eFEC code include:
- Ability to optionally configure to tradeoff coding gain for reduced eFEC decoder latency in sensitive applications, and
- Ability to occupy the lowest device resources of any eFEC code in the marketplace.
The 100G 7% and 20% overhead ratio cores occupy only 27% and 54% of available Lookup Table (LUT) resources in a Xilinx Virtex 6 FPGA, respectively, meaning that 100G OTN Muxponder and Transponder solutions can be created in a single FPGA. The 7% and 20% coding overhead versions provide up to 9.35dB and 10.5dB NECG, respectively.
At 100G operation and 7% overhead ratio, the Vitesse CI-BCH-3™ three error correcting eFEC core delivers 9.35dB NECG at an output bit error rate of 1x10E-15 and <10us decoder latency, better performance than any existing 7% overhead G.975.1 FEC cores on the market. For 100G operation and 20% overhead ratio, the Vitesse CI-BCH-4™ four error correcting eFEC core delivers up to 10.5dB NECG at an output bit error rate of 1x10E-15 and <10us decoder latency. Learn more about Vitesse’s licensable eFEC IP cores at www.vitesse.com/ip-cores.
About Aliathon
Aliathon are a well established, trusted and highly experienced team of FPGA solutions providers to the Communications, Test & Measurement, Network Analysis / Assurance and Military market places. Based in Dunfermline, Scotland, since 2001 the Company has provided its clients with the ability to process, terminate, generate, inspect, multiplex and attenuate every packet or frame running through their products. Aliathon’s solutions live at the core of 100’s of active client designs shipping in 100,000’s of products today. For additional information about Aliathon, please visit www.aliathon.com.
About Vitesse
Vitesse designs, develops and markets a diverse portfolio of high-performance, cost-competitive semiconductor solutions for Carrier and Enterprise networks worldwide. Engineering excellence and dedicated customer service distinguish Vitesse as an industry leader in high-performance Ethernet LAN, WAN, and RAN, Ethernet-over-SONET/SDH, Optical Transport (OTN), and best-in-class Signal Integrity and Physical Layer products for Ethernet, Fibre Channel, Serial Attached SCSI, InfiniBand(r), Video, and PCI Express applications. Additional company and product information is available at www.vitesse.com.
|
Related News
- Vitesse's New Forward Error Correction Technology Accelerates Migration to 100G
- ViaSat Announces New 100G Optical Transport Forward Error Correction (FEC) Products and Digital Signal Processing Services
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- Comcores now offers standalone Reed Solomon Forward Error Correction (RSFEC) IP cores
- Creonic Delivers New CCSDS LDPC Forward Error Correction IP Core
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |