Cavium Picks Tensilica for Next-Generation Wireless Broadband Application
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Santa Clara, CA USA- September 14, 2011 -Tensilica, Inc. today announced that Cavium has licensed Tensilica's IP for its next-generation wireless broadband products. The Tensilica products selected include Tensilica's popular baseband IP specialized for channel decode applications and signal processing to achieve best-in-class speed, power and performance. Cavium is a leading provider of semiconductor products that enable intelligent processing for networking, wireless, storage and video.
"Tensilica's IP will help us achieve best-in-class speed/power/performance, faster time-to-market and great flexibility through efficient programmability," stated Raj Singh, general manager, Wireless Broadband Group, Cavium. "We were particularly delighted with Tensilica's understanding of the computational processing required for wireless broadband and their great technical support."
"We are very pleased and impressed by the competence and thoroughness of the Cavium's engineering and business teams in developing their next-generation wireless broadband products," stated Eric Dewannain, Tensilica's vice president and general manager, baseband business unit. "Cavium's products have been designed into numerous products from the world's leading networking, wireless, storage and security vendors."
About Cavium
Cavium is a leading provider of highly integrated semiconductor products that enable intelligent processing in networking, communications and the digital home. Cavium offers a broad portfolio of integrated, software compatible processors ranging in performance from 10 Mbps to 40+ Gbps that enable secure, intelligent functionality in enterprise, data-center, broadband/consumer and access & service provider equipment. Cavium's processors are supported by ecosystem partners that provide operating systems, tool support, reference designs and other services. Cavium's principal offices are in San Jose, California with design team locations in California, Massachusetts, India, China and Taiwan. For more information, please visit: http://www.cavium.com
About Tensilica
Tensilica, Inc. is the leader in customizable dataplane processor IP cores. Dataplane processors combine the best capabilities of DSP and CPU while delivering 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and six out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes, digital still cameras and portable media players), computers, storage, networking, wireless base station and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Calsoft Becomes Tensilica Software Design Center, Supporting Next-Generation Video/Audio and Security Oriented Application Designs
- Cadence Advances Pervasive Intelligence at the Edge with Next-Generation Extensible Tensilica Processor Platform
- Toshiba Selects Cadence Tensilica Vision P6 DSP as Image Recognition Processor for its Next-Generation ADAS Chip
- Mobiveil Announces 25xN RapidIO Specification 4.1 (25G) Digital Controller IP for Next-Generation Wireless Networking, High-Performance Computing Applications
- GLOBALFOUNDRIES and Catena Partner to Provide Next-Generation RF Connectivity Solutions for Growing Wireless Markets
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |