Beach Solutions Announces Automatic Generation of C++ for IP Peripherals
Beach Solutions Announces Automatic Generation of C++ for IP Peripherals
This library, which is automatically generated from the hardware interface specification, provides a reliable maintained software Application Program Interface (API) upon which device drivers and test code can be developed.
EASI-C++ allows users to select particular classes and groupings of functions tailored to their needs, prior to generating the library. The build can be filtered to include or exclude particular IP blocks and Registers resulting in a small and efficient target image.
EASI (Embedded Application System Interfaces[tm]) family overview.
EASI-Tools[tm] for IP and SoC development include generators of comprehensive and documented C libraries for test and firmware development, hardware reference manuals (in RTF and HTML) and bus interfaces in both VHDL and Verilog. Automating the creation of these components gives immense savings in design engineering resources, support effort and time. This also avoids the problems that frequently creep in at the hardware-software interface using traditional manual methods.
As all generated components are derived from one common electronic specification, design consistency is assured. Extensive checking at the time of data entry ensures all information is consistent and free from errors. Support for design data import and export is provided using XML, giving an open interface for inter-operability with other leading industry tools.
EASI-Tools are useful for hardware developers performing block design or system integration and verification, software developers wanting a clean, reliable programming interface to hardware devices, and those creating design documentation. The tools are suitable for PLD/ FPGA, ASIC, ASSP and standard product embedded designs.
For further information or please email info@beachsolutions.com , or visit the web site www.beachsolutions.com
Embedded Application Software Interfaces (EASI's), EASI-Tools and EASI-C++ are trademarks of Beach Solutions Ltd. All others are trademarks or registered trademarks are the property of their respective owners.
Related News
- Siemens brings formal methods to high-level verification with C++ coverage closure and property checking
- Ashling and Imagination announce Ashling's RiscFree™ C/C++ SDK support for RISC-V-based Catapult family
- SEGGER licenses C++ runtime library to SiFive for code size and performance efficiency
- SEGGER Embedded Studio for Arm now with hard real-time C++ support
- Intel announces open oneAPI initiative and development beta release with Data Parallel C++ language for programming CPUs, GPUs, FPGAs, and other accelerators
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |