NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Arasan Chip Systems Introduces USB 2.0 HSIC PHY IP
HSIC interface ideally suited for applications in smartphones and table computers
SAN JOSE, Calif., Sep 22, 2011-- Arasan Chip Systems, Inc. ("Arasan"), a leading provider of Total IP Solutions, announced today the availability of its USB 2.0 HSIC PHY IP. The USB 2.0 HSIC (High Speed Inter Chip) Standard is being rapidly adopted by the mobile industry as a means of connecting subsystems within smartphones and tablets. Recently introduced applications processors for these markets, including Texas Instruments' OMAP5, Marvell's 600 series and Samsung's Exynos, all include HSIC interfaces.
Arasan's USB 2.0 HSIC PHY IP is a cost effective and lower power replacement for a standard USB 2.0 PHY in applications where USB is being used on a single printed circuit board. It is becoming increasingly attractive to use USB as a high speed chip-to-chip interconnect within a product where low cost and low power are required. However, because USB was designed to enable hot-plugging of peripherals over cables up to 5 meters in length, certain power and implementation features are not required for chip-to-chip interconnect solutions. To better meet the needs of a USB chip-to-chip interconnect, HSIC accomplishes this by removing the analog transceivers, thus reducing complexity, cost and manufacturing risk.
Building on its extensive experience with USB standards, Arasan offers a USB 2.0 HSIC PHY IP that offers:
- Full compliance with USB 2.0 HSIC specification
- Proven-in-silicon quality
- High-Speed 480 Mbps data rate
- Full compatibility with UBS Device, Host, Hub and OTG controllers
- GDSII delivery format to simplify integration and timing closure
- Low power consumption (No power consumed unless a transfer is in progress)
- Signals driven at 1.2V standard LVCMOS levels
Arasan's HSIC interface ships with a complete verification suite designed for rapid integration in the customer's SoC test environment. Verification IP is supplied, as well as documented source code, so that it is easy to understand and integrate into the user's verification environment.
Arasan's deep experience USB began in 1996 when the company joined the USB-IF. Arasan is a current member of USB-IF. Continuous leadership in standards development insures that Arasan Chip Systems has the knowledge and expertise to deliver compliant products with superior customer support.
Arasan's USB products are characterized by:
- Proven IP quality that reduces risk This IP has been proven in silicon.
- Comprehensive solutions that reduce time to integration - Offered as a Total IP solution including verification IP and compatible Device, Hub and associated software stacks.
Knowledgeable support personnel to eliminate delays - Arasan's development engineering team provides direct support to customers insuring that the highest level of knowledge is immediately available to the customer thus reducing problem resolution time.
Availability
The Arasan USB 2.0 HSIC PHY IP solution, including IP core, Verification IP and documentation is available immediately for licensing.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and connectivity applications. Arasan's high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers and optional customization services for MIPI, USB, SD, SDIO, MMC/eMMC, CF, UFS, xD and many other popular standards.
Arasan's Total IP products serve system architects and chip design teams in mobile, gaming and desktop computing systems that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
Unlike many other IP providers, Arasan's Total IP Solution encompasses all aspects of IP development and integration, including analog and digital cores, hardware development kits, protocol analyzers, validation IP and software stacks and drivers and optional architecture consulting and customization services.
Based in San Jose, CA, USA, Arasan Chip Systems has a 16 year track record of IP and IP standards development leadership.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Announces USB 2.0 PHY in Ultra Low Power TSMC 40LP
- Arasan Chip Systems Announces Mixed Signal USB 2.0 PHY IP
- Innovative Semiconductors introduces smallest area, lowest power USB 2.0 PHY core for portable consumer electronics
- Synopsys Introduces Industry's First 90 Nanometer USB 2.0 On-The-Go PHY and Extends Its Hi-Speed USB PHY to 90 Nanometer Node
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |