Cadence Enables ST-Ericsson to Achieve Significant Productivity Gain for its 40-Nanometer Baseband Chip Design
Cadence Mixed-Signal Solution Enables 10x Increase in Productivity for Mobile Phone Chip Development
SAN JOSE, Calif., 27 Sep 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that ST-Ericsson, a world leader in wireless platforms and semiconductors, achieved a 10x productivity gain by using the Cadence® mixed-signal solution. By deploying the latest release of the Cadence Virtuoso® unified custom/analog flow (6.1) for complex custom, analog and mixed-signal design, and the Cadence Encounter® unified digital flow for low-power, mixed-signal implementation, ST-Ericsson successfully taped out a CMOS 40-nanometer integrated mixed-signal IC for the high-volume mobile phone market.
“The result from ST-Ericsson demonstrates that the enhancements and improvements we have implemented deliver a truly unified mixed-signal flow and help our customers master today’s complex mixed-signal designs both predictably and efficiently,” said Qi Wang, group director, Solutions Marketing at Cadence. “Our mixed-signal solution embodies the tenet of the EDA360 vision and delivers on our end-to-end approach to Silicon Realization.”
To accelerate the design and verification task of its analog, RF, memory and mixed-signal SoCs, ST-Ericsson chose Virtuoso Analog Design Environment XL, a multi-testbench environment that automates the verification process to ensure spec compliance. To cut simulation run time, the company deployed the award-winning Virtuoso Accelerated Parallel Simulator for analog block-level simulation as well as the analog solver within the Cadence Virtuoso AMS Designer, for high-performance, mixed-signal, full-chip verification.
“Using the Cadence mixed-signal solution enabled us to accelerate our design time by 10x compared with the design of a previous chip built in 65 nanometers,” said Rolf Becker, development manager at STE. “We saw significant advantages resulting from our use, for the first time, of OpenAccess as the single database. Any design change that was done by one designer was immediately visible to the rest of the global design team without doing lengthy stream-out/stream-in operations, and we were amazed how much time was saved.”
OpenAccess, the industry standard database, helped boost productivity during the implementation phase by enabling a seamless collaboration and data transfer between the analog and digital design teams. Virtuoso Layout Suite XL, fully connectivity-driven in combination with the Virtuoso Space-Based Router, helped ST-Ericsson to significantly speed up the physical design.ST-Ericsson also used Cadence QRC Extraction, a parasitic extraction technology for analog device-level and mixed-signal interconnect extraction, and the Cadence Encounter Digital Implementation System for RTL-to-GDSII implementation, as part of a new mixed-signal-on-top design methodology, that was pivotal for the successful tapeout.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Synopsys AI-Driven Design System Enables Renesas to Achieve Breakthrough in Productivity
- Cadence Voltus IC Power Integrity Solution Enables Juniper Networks to Achieve First-Pass Silicon Success for its Largest Networking SoC
- Cadence Introduces Innovative Verification Debugger, Offering Significant Productivity Improvements and Time Savings
- Denso Gains Significant Productivity and Quality-of-Results Advantages with Cadence Mixed-Signal, Low-Power Solutions
- Cadence Encounter Digital Technology Helps Renesas Gain Advantage in Design Power, Area and Productivity
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |