HDL Design House announces new MIPI IP products
Belgrade, Serbia, September 27, 2011 - HDL Design House is recognized as a MIPI protocols expert and supporter of many MIPI protocols and is a key implementer of one of very first UniPro, DSI and CSI-2/3 implementation in SoC for mobile phones. As a MIPI Contributing Member, HDL Design House has access to early versions of MIPI specifications and will be able to influence the developments of these standards going forward. This is a key element in providing MIPI IP cores solutions for customers with optimal time to market. Early access to MIPI Protocols combined with world class expertise in design and verification of the most complex SoC guarantee successful solutions for our customers.
HDL Design House is a company providing leading-edge digital and analog, design and verification services and products in numerous areas of SoC and complex FPGA designs. The company develops MIPI IP cores and provides complete design and verification services for complex SoC projects.
With more than five years of industry experience in developing MIPI standards for different SoC in mobile applications, HDL Design House MIPI expert team currently has more than 25 specialists with expertise in different MIPI protocols that enable us to provide our customers with fast and efficient deployment of the new MIPI based products.
HDL Design House announces new design IP products such as:
- HDL DH DSI Host IP core (HIP3500), compliant with MIPI DSI v1.02
- HDL DH DSI Periph IP core (HIP3510), compliant with MIPI DSI v1.02
- HDL DH UniPro IP core (HIP3600, compliant with MIPI UniPro v1.40
HDL DH offers complete solutions for MIPI based applications which include:
- MIPI IP core controllers (digital part)
- MIPI PHYs, silicon proven in many technologies and with production level status
- Software stack/drivers
- Top level integration support
- Verification execution
- Design and verification services to customize IP cores
- FPGA evaluation, interoperability and test boards for MIPI protocols.
HDL Design House offers a complete solution for MIPI controllers and PHYs in different technologies:
- M-PHY IP core - MIPI M-PHY v1.0 compliant which supports both TYPE-I and TYPE-II modes, HS-Gear 3 and PWM-Gear7. It is a silicon proven IP used as a PHY Layer of UniPro, LLI and DigRF controller.
D-PHY IP core is MIPI D-PHY v1.0 compliant; it is silicon proven IP used as a PHY Layer of DSI and CSI-2 controllers.
HDL DL offers different FPGA evaluation boards for interoperability and compliance testing for MIPI protocols. HDL Design House™ MIPI design IP cores are technology independent providing the customers with maximal flexibility to efficiently and smoothly integrate MIPI IP cores in any SoC design. MIPI IP cores are delivered with complete documentation, synthesis scripts, support and maintenance options.
HDL Design House is strategically placed to take advantage of its expertise to help customers take their MIPI designs to market faster with high quality IP cores. With our global network of representatives in Israel, Germany, Austria, Switzerland, USA, Japan, China, Korea we can reach all our potential customer.
Contact us to arrange a conf call with our technical experts to find out more about our MIPI products or visit us on Design & Reuse page:
http://www.design-reuse.com/sip/supplier/304/hdl-design-house
|
Related News
- HDL Design House MIPI CSI-2 TX IP core successfully integrated into Fujitsu APIX Companion Chip
- HDL Design House MIPI M-PHY and D-PHY Solutions available in 40nm and 65nm
- HDL Design House Introduces MIPI CSI-2 Transmitter IP core
- HDL Design House Announces MIPI DSI (Controller + D-PHY) IP Solutions
- Capgemini boosts its semiconductor capabilities in Europe with acquisition of HDL Design House
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |