MoSys Demonstrates Bandwidth Engine IC Interoperability with Avago Technologies SerDes
SANTA CLARA, Calif. -- Oct 04, 2011 -- MoSys, a leading provider of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, has successfully demonstrated interoperability of its Bandwidth Engine(R) IC with the SerDes characterization and evaluation board from Avago Technologies.
MoSys' Bandwidth Engine SerDes is compatible with the OIF CEI-11 specification allowing it to interface with high-performance network processing ASICs such as those available from Avago Technologies. The GigaChip(TM) Interface used by the Bandwidth Engine IC is a 90% efficient, no-cost, open transport protocol optimized for chip to chip communications. This demonstration shows the Bandwidth Engine IC communicating with the Avago SerDes at a full 10.3125 Gbps. The demonstration video can be found on the MoSys website.
"Avago Technologies is well-known as one of the world's leading providers of high-performance ASICs to networking customers and they are renowned for having one of the industry's best SerDes technologies. Having interoperability between our Bandwidth Engine and network processing ASICs designed by Avago is important for our mutual customers," stated David DeMaria, Vice President of Business Operations. "Our demonstration of interoperability with Avago is an important milestone."
"As a leading provider to tier one networking companies, Avago Technologies is always looking for innovative solutions that complement our products," stated Todd Metcalf, Senior Director of Marketing for Avago Technologies. "We view MoSys Bandwidth Engine as a powerful new technology and are pleased to be the first ASIC company proving interoperability."
About Avago Technologies
Avago Technologies is a leading supplier of analog interface components for communications, industrial and consumer applications. By leveraging its core competencies in III-V compound and silicon semiconductor design and processing, the company provides an extensive range of analog, mixed signal and optoelectronics components and subsystems to approximately 40,000 end customers. Backed by strong customer service support, the company's products serve four diverse end markets: wireless communications, wired infrastructure, industrial and automotive electronics, and consumer and computing peripherals. Avago has a global employee presence and heritage of technical innovation dating back nearly 50 years to its Hewlett-Packard roots. Information about Avago is available on the Web at www.avagotech.com .
About MoSys, Inc.
MoSys, Inc. is a leading provider of high-performance networking memory solutions and high-speed, multi-protocol serial interface intellectual property (SerDes IP). MoSys' leading edge Bandwidth Engine(R) ICs combine the company's patented 1T-SRAM(R) high-density memory with its SerDes IP and are initially targeted at providing breakthroughs in bandwidth and access performance in next generation networking systems. MoSys' SerDes IP and DDR3 PHYs support a wide range of data rates across a variety of standards, while its 1T-SRAM memory cores provide a combination of high-density, low-power consumption, high-speed and low cost advantages for high-performance applications. MoSys is headquartered in Santa Clara, California. More information is available on MoSys' website at www.mosys.com .
|
Related News
- MoSys Demonstrates Bandwidth Engine IC Interoperability with LSI SerDes
- MoSys Demonstrates 15.625G Bandwidth Engine SerDes Interoperability with Xilinx's Kintex UltraScale FPGA at OFC 2014
- MoSys Demonstrates Interoperability of its Bandwidth Engine(R) IC at DesignCon 2012
- MoSys Unveils New Bandwidth Engine IC with On-Board Macro Functions for 400G Network Equipment
- MoSys Announces Second Generation Bandwidth Engine IC Delivering up to 384 Gbps Throughput in a Single Device
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |