Digital Media Professionals (DMP) Joins TSMC Soft IP Alliance
Tokyo, Japan – October 11th, 2011 – Digital Media Professional Inc. (DMP)(TOKYO:3652), a leading provider of 2D/3D graphics IP core, today announced that it has joined the TSMC Soft IP Alliance Program.
DMP graphics IP cores feature low-power, small footprint and high performance for embedded graphics applications in mobile, home, car, amusement and office.
“We’re pleased to join TSMC’s Soft IP Alliance Program to help accelerate our business both here and abroad,” said Tatsuo Yamamoto, President & CEO of DMP.
“Adding DMP gives our customers greater access to their products and enhances customers’ confidence in the quality of result via our IP assurance program,” said Suk Lee, TSMC Director of Design Infrastructure Marketing.
About DMP
Digital Media Professionals Inc. (DMP)(TOKYO:3652) is a world-class leader bringing 2D and 3D graphics solutions to market from Japan since its founding in 2002, and is currently developing graphics IP core based on DMP’s cutting edge 3D graphics technology DMP Maestro Technology.
For more about DMP, please visit our website: http://www.dmprof.com/english/
|
DMP Inc. Hot IP
Related News
- Digital Media Professionals Uses Cadence Palladium XP Verification Computing Platform and Hosted Design Solutions to Speed Time to Market
- Memoir Systems Joins TSMC Soft IP Alliance
- Arteris Joins TSMC Soft IP Alliance
- Chips&Media Joins TSMC's Soft-IP Alliance Program
- Sonics Joins TSMC's Soft IP Alliance Program
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |