Lattice Announces New Release of ispLEVER Classic Design Tool Suite
Lattice Announces New Release of ispLEVER Classic Design Tool Suite
Improved Design Support for Ultra-Low Power ispMACH 4000ZE CPLDs and High Volume Mature Lattice Programmable Devices
HILLSBORO, OR, Oct 17, 2011 (MARKETWIRE via COMTEX) --
Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its ispLEVER(R) Classic version 1.5 design tool suite. This new Windows-based version is now available for download and licensing at no charge from the Lattice website, www.latticesemi.com/ispleverclassic. The comprehensive ispLEVER Classic 1.5 design software continues to support the ultra-low power ispMACH(R) 4000ZE CPLD family as well as all of Lattice's mature programmable devices, including GAL(R) and ispGAL(TM) Simple PLDs (SPLDs); ispLSI(R), MACH(R), ispMACH and ispXPLD(R) Complex PLDs (CPLDs); ORCA(TM), FPSC and ispXPGA(R) Field Programmable Gate Arrays (FPGAs); and ispGDX(R)/ispGDX2(TM) crosspoint devices.
Lattice's ispLEVER Classic 1.5 design software includes everything necessary to take a project from concept through to a programmed device and provides a powerful set of software tools for all design tasks, including project management, HDL design entry, module/IP integration, place and route, timing analysis, in-system logic analysis and much more. Tool reporting has been improved with version 1.5, to make it easier to interpret. The Windows 7 64-bit OS is also now fully supported. Lattice also works closely with industry leaders Synopsys and Aldec to provide superior HDL synthesis and simulation solutions, fully integrated into the ispLEVER Classic design flow.
"With release 1.5 of ispLEVER Classic, Lattice reaffirms its commitment to provide regular maintenance for our CPLD-based and high volume mature silicon products. Our ispLEVER Classic design software continues to be a complementary product to our Lattice Diamond(R) design environment, for which we continue to develop advanced system-on-chip design capabilities for our latest low power, low cost FPGAs," said Mike Kendrick, Lattice Director of Design Tools Marketing.
About Lattice Diamond Design Software
In addition to ispLEVER Classic, Lattice offers Lattice Diamond design software for use with its latest FPGA products. Lattice Diamond software incorporates an intuitive, modern GUI that enables several new concepts that help users quickly explore design alternatives to meet their cost, power and performance goals. Lattice Diamond software is provided for Windows and Linux platforms and can be downloaded from Lattice website www.latticesemi.com/latticediamond.
Pricing and Availability The ispLEVER Classic 1.5 design software suite is available now for download and licensing at no charge from the Lattice website, www.latticesemi.com/ispleverclassic.
About Lattice Semiconductor Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com.
|
Related News
- Lattice Announces New Release of ispLEVER Classic Design Tool Suite
- Lattice Announces Update to ispLEVER FPGA Design Tool Suite
- Lattice's ispLEVER 7.2 FPGA Design Tool Suite Continues to Elevate Designers' Productivity
- Lattice Announces ispLEVER 7.1 Service Pack 1 FPGA Design Tool Suite
- Lattice Announces ispLEVER 7.0 Service Pack 2 FPGA Design Tool Suite
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |