Synopsys Low Power Solution Accelerates Time to Market for 3G Mobile IC
CYIT Completes Tapeout Five Weeks Ahead of Schedule with First-Pass Silicon Success
MOUNTAIN VIEW, Calif., Oct. 18, 2011 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announced that Chongqing Chongyou Information Technologies Company, Ltd. (CYIT), a primary supplier of mobile terminal technology and product solutions for China's 3G mobile networks, taped out its first 65 nanometer, dual-mode baseband, low-power device within five months – significantly ahead of the original schedule – using the Synopsys Galaxy™ Implementation Platform. To meet the stringent low-power requirements of the GSM/TD-SCDMA market, CYIT implemented advanced low-power techniques including multiple power domains with shutdown, and used IEEE-1801 Unified Power Format (UPF) to specify the power intent. Following this accelerated tapeout, CYIT has deployed the Synopsys solution for the implementation of all future low-power ICs.
"The Synopsys low-power design flow allowed us to put our first UPF-based low-power design into production much faster than we anticipated," said professor Zheng Jianhong, vice president of Technology at CYIT. "This robust and reliable solution allows us to design new chips more rapidly and predictably."
To address the design's multiple multi-voltage blocks, CYIT utilized a hierarchical low-power flow with power intent definition described in UPF. Synopsys Professional Services assisted in designing the production chip using the Synopsys Lynx Design System. This approach allowed the CYIT engineering team to implement and deploy this flow with ease, resulting in the speedy completion of a production-ready design within five months.
"Companies in the mobile market such as CYIT have very tight performance, power and schedule requirements," said Bijan Kiani, vice president of product marketing for design and manufacturing products at Synopsys. "By providing a comprehensive and automated low-power solution, the Galaxy Implementation Platform accelerates design schedules and enables our customers to bring competitive products to market faster."
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and SMIC Jointly Address China Mobile TV Market with Low Power Design Solution
- Spectral Design & Test Inc. Announces 3rd Generation 45RFSOI Low Power SRAM Targeted at the 5G Mobile Device SoC Market
- Gowin Semiconductor Brings Ultra Low Power Programmable Logic Devices To Market
- Synopsys' New LPDDR4 Verification IP Accelerates Verification Closure for High-Performance Low Power Designs
- Synopsys MVSIM Adopted for Low Power Verification of STw8500 Mobile SoC Platform
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |