NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
Cadence CEO: Chip execs eye China, India
Kariyatil Krishnadas, EETimes
10/21/2011 6:18 PM EDT
BANGALORE, India—Chief executives of companies, including semiconductor companies, are in the process of asking themselves on how best to address the Chinese and Indian markets, as these markets are the ones that are on top of everyone's mind, according to Lip-Bu Tan, president and CEO of EDA vendor Cadence Design Systems Inc.
Speaking to executives here, Tan said this is because semiconductor consumption in the two countries is not only rising but set to rise even more.
E-mail This Article | Printer-Friendly Page |
Related News
- Two chip execs cast wary eye on China boom
- Controversial former Arm China CEO founds RISC-V chip startup
- DVCon India 2023 | Keynote: "Journeying Beyond AI: Unleashing the Art of Verification" by Sivakumar P R, Founder & CEO, Maven Silicon
- CEO interview: Paul Wells of SureCore on low power memory and China
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity