Cadence CEO: Chip execs eye China, India
Kariyatil Krishnadas, EETimes
10/21/2011 6:18 PM EDT
BANGALORE, India—Chief executives of companies, including semiconductor companies, are in the process of asking themselves on how best to address the Chinese and Indian markets, as these markets are the ones that are on top of everyone's mind, according to Lip-Bu Tan, president and CEO of EDA vendor Cadence Design Systems Inc.
Speaking to executives here, Tan said this is because semiconductor consumption in the two countries is not only rising but set to rise even more.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Two chip execs cast wary eye on China boom
- Controversial former Arm China CEO founds RISC-V chip startup
- DVCon India 2023 | Keynote: "Journeying Beyond AI: Unleashing the Art of Verification" by Sivakumar P R, Founder & CEO, Maven Silicon
- CEO interview: Paul Wells of SureCore on low power memory and China
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset