VLSI Solution releases an Ultra Low power Multiprocessor DSP core
Tampere, Finland, 19 March 2002 – VLSI Solution has announced the second generation of its ultra low power VS_DSP core processor.
VS_DSP 4 has the following major improvements over the old VS_DSP core:
• Double operation frequency
• Floating-point arithmetic requires half of the clock cycles (4x speed-up)
• Rounding instruction speeds up digital filtering
• Faster external memory access
• No power consumption penalty due to additional features
• No gate count penalty due to additional features
• C-level debugger added to the software tool set
• Multi-core support added to the software tools
A three-processor VS_DSP 4 cluster that provides 600 million MAC instructions per second requires less than 1 mm 2 silicon area in 0.18 µm technology and uses less than 30 mA (<50 µA/MHz/processor).
The software development kit is immediately available. The figure below shows the evaluation board for 3G portable platform with three processors, configurable logic and high-speed analog.
Like its predecessors, VS_DSP 4 is available as a VHDL soft core for licensing or as a building block for design service and manufacturing projects of VLSI Solution.
"The new processor makes it possible to implement cost and power effectively new real-time algorithms, such as MP3 encoding. Our symmetric parallel engine makes software development of parallel processors straightforward", says Tapani Ritoniemi, Managing Director of VLSI Solution.
Related News
- Chips&Media Inc. releases its new ultra small size and low power HEVC/H.265 codec IP
- IRIDA Labs Partners with CEVA to Offer Advanced Computer Vision Algorithms for Ultra Low Power Devices Using CEVA-MM3101 Imaging & Vision DSP
- CSEM introduces a new generation of ultra low power DSP RISC cores for portable applications
- Coreworks introduces SideWorks, a high-performance, small footprint and ultra low power licensable Digital Signal Processing (DSP) Core
- Athena releases ultra low power FFT Cores
Breaking News
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium Novel
- Equal1 advances scalable quantum computing with CMOS-compatible silicon spin qubit technology
- New Breakthroughs in China's RISC-V Chip Industry
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |