English
One on one with lead designer of Cortex-A7
Dylan McGrath, EETimes
10/24/2011 7:46 PM EDT
The key to ARM Holdings plc's "big-little" dual core scheme is the ability to switch as quickly and seamlessly as possible between processing on the Cortex-A15 MPCore and the new Cortex-A7 core, according to Peter Greenhalgh, an ARM engineer who served as the lead designer on the A7.
"We've designed them so that you can transition really seamlessly and quickly and got the software to do it in a seamless way," Greenhalgh said in an interview last week in San Francisco.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Arm Ltd Hot IP
Related News
- NXP Introduces Industry's Lowest Power ARM Cortex-A7 Based Processor to Fuel Growth of the Internet of Things
- Freescale Unveils i.MX 7 Series with Industry's Most Power Efficient ARM Cortex-A7 GHz-Class Applications Processors
- UMC and Cadence Collaborate to Deliver 28nm Design Reference Flow for ARM Cortex-A7 MPCore-based SoC
- How ARM's Cortex-A7 Beats the A15
- Imperas Delivers ARM Cortex-A7 MPCore High-Performance Processor Model with Integrated Software Development Environment
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset