Arteris FlexNoC Interconnect IP Licensed by Freescale for i.MX Applications Processors
Provides Compatibility With ARM AMBA 4 CCI-400 and Cortex-A15 Cores While Reducing Routing Congestion, Easing Timing Closure and Increasing Performance
SUNNYVALE, CA-- November 1, 2011- Arteris Inc., the inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions, today announced that Freescale Semiconductor has selected Arteris FlexNoC interconnect IP as the on-chip interconnect in its next-generation i.MX application processors.
"Freescale's i.MX platform delivers comprehensive, optimized solutions with power savings and a highly scalable architecture providing customers optimal price/performance ratios and quick time to market," said Ken Obuszewski, product marketing director for Freescale's Multimedia Applications Division. "We expect the Arteris FlexNoC interconnect IP will help us increase product performance and decrease power consumption, while simultaneously decreasing costs due to back-end wire routing congestion and timing closure issues and shrinking our development schedules. Arteris FlexNoC interconnect IP allows us to take maximum advantage of ARM's Cortex-A15 architecture."
Arteris previously announced that they and ARM are working together to ensure interoperability between the AMBA 4 AXI4 interface protocol and Arteris FlexNoC, including CCI-400 cache coherent interconnect and ACE-Lite protocol compatibility.
"Freescale's selection of Arteris FlexNoC as the backbone high-speed interconnect within their future i.MX application processors is a very important deployment of our network on chip IP," said K. Charles Janac, President and CEO of Arteris. "Arteris NoC technology allows complex SoCs to take full advantage of the benefits of ARM's processors and IP."
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.
|
Arteris Hot IP
Related News
- Arteris FlexNoC Interconnect IP Licensed by Core Logic for Mobile and Multimedia Processors
- Arteris FlexNoC Interconnect Licensed by Telechips for Use in Advanced Automotive Applications
- Arteris FlexNoC Interconnect Licensed by Microchip Technology for Microcontroller Development
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed in Neural Network Accelerator Chip Project Led by BMW Group
- Arteris IP FlexNoC Interconnect Licensed by Eyenix for AI-Enabled Imaging/Digital Camera SoC
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |