Xilinx Enables Industrial Networking, Motor Control and Machine Vision Through Latest Generation Targeted Design Platforms
Devices, platforms and partnerships on display at SPS/IPC/DRIVES 2011 accelerate development of advanced Ethernet, machine vision and networked motor-control applications
NUREMBERG, Germany -- Nov. 18, 2011 -- At SPS/IPC/DRIVES 2011 in Nuremberg, November 22-24, Xilinx, Inc. (NASDAQ: XLNX) will demonstrate advanced motor-control, networking and machine-vision technology based on its latest programmable devices, platforms and collaborations enabling high-speed industrial control and real-time networking applications.
Xilinx's booth, H6-160, will feature demonstrations highlighting its latest generation programmable devices and extensive infrastructure including industrial-specific IP cores, and development kits including Targeted Development Platforms (TDPs), and will have industrial automation experts from the Xilinx Alliance Program. Customer engineers can leverage this wide-ranging portfolio of resources to deliver highly featured and high-performing applications to market ahead of their competitors.
Multi-axis Motor Control
Fast prototyping of FPGA-based high-precision, low noise motor control is the theme of Xilinx's demonstration with embedded systems software specialist and Xilinx Alliance Program member, QDESYS. The QDESYS Motor Control IP set and NETMOT networking and motor-control daughter board for Variable-Frequency Drive (VFD) is specifically designed to plug into Xilinx development kits and Targeted Design Platforms, and assists rapid proof of concept and design development by providing features such as Ethernet PHYs, serial connectivity and motor-drive power bridges. QDESYS IP cores on Xilinx FPGAs enable a scalable, cost effective motor control for multiple motors while still maintaining flexibility through re-programmability. At the booth, Xilinx will connect NETMOT to its Targeted Design Platform for PMSM, BLDC and stepper motors to demonstrate rapid application development as well as additional benefits such as deterministic motor performance, hardware scalability, and low EMI using sophisticated RPFM modulation.
Spartan-6 FPGA Industrial Ethernet Kit
The Spartan®-6 FPGA Industrial Ethernet Kit (IEK) demonstrates the capability and flexibility of the Xilinx FPGA for implementing real time industrial networking protocols such as EtherCAT, PROFINET, Ethernet POWERLINK and SERCOS III. The Industrial Ethernet Kit platform enables designers to quickly integrate industrial networking interfaces into Xilinx FPGAs based industrial automation sub-systems making them cost-effective and scalable. The Spartan-6 FPGA Industrial Ethernet Kit is a product of Xilinx's strong relationship with global distribution partner Avnet.
Low-cost Ethernet POWERLINK Evaluation Platform
The second industrial networking demonstration will highlight ultra low-cost development of Ethernet POWERLINK applications based on Spartan-6 FPGAs. The demonstration will be hosted on Xilinx's low-cost USB evaluation platform, using a Spartan-6 LX9 FPGA to implement a fully integrated Ethernet POWERLINK slave. Taking advantage of the efficient MicroBlaze(TM) soft processor to run the Ethernet POWERLINK stack, this solution also provides engineers with benefits such as free source code and easy-to-use configuration files.
High-bandwidth Machine Vision
In collaboration with Xilinx Alliance Program member, Sensor to Image GmbH, Xilinx will also illustrate the future for high-speed, high-resolution machine vision by demonstrating interfaces based on GigE Vision and CoaXPress standards. GigE Vision high-speed video transport technology is based on Gigabit Ethernet transport, and features enhancements to ensure robust packet handling and real-time performance, enabling reliable and glitch-free visual applications such as inspection and monitoring. CoaXPress will enable ultra high-performance industrial vision applications by supporting throughout up to 6.125Gbit/s per cable for video, images and data.
Agile Mixed Signal Lowers System Costs, Increases Flexibility and Reliability
In addition, attendees will be able to see a demonstration of Agile Mixed Signal (AMS) technology featured in Xilinx's 7 series FPGA families and Zynq(TM)-7000 Extensible Processing Platform (EPP). The technology combines Xilinx's powerful XADC analog IP block, tightly coupled with FPGA logic, to create the industry's most flexible general-purpose analog FPGA interface. Xilinx will demonstrate how this technology can reduce solution costs by as much as 50 percent in applications ranging from sensor monitoring to advanced data-acquisition systems. Eliminating numerous discrete front-end components also significantly increases system reliability. Agile Mixed Signal platforms can fulfill duties from simple control and sequencing to tasks such as linearization, calibration and filtering, which require intensive signal-processing capabilities.
Industrial Companion Chip Development
Xilinx will also present a demonstration showing how the Companion Chip Platform and FPGA reference design combined with the large library of logicBRICKS IP cores from Xilinx Alliance Program Premier member Xylon enable customers to quickly configure host processor and FPGA companion chip designs capable of simplifying design, accelerating development, and increasing system performance. The demonstration will highlight how the platform and IP can accelerate design cycles.
About Xilinx
Xilinx is the world's leading provider of programmable platforms. For more information, visit http://www.xilinx.com/.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Accelerates Design Cycles and Lowers Costs for Industrial Networking and Motor Control Systems
- Xilinx Strengthens Embedded Vision and Industrial IoT Portfolio with Expanded Ecosystem and Platforms
- Major Update to MIPI CSI-2 Camera Specification Enables Next Generation of Always On, Low Power, Machine Vision Applications
- Xilinx Adds Advanced Machine Learning Capabilities for Pro AV and Broadcast Platforms
- IAR Systems enables high-performance machine learning based on latest neural network library from Arm
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
E-mail This Article | Printer-Friendly Page |