ABS GmbH Selects the LatticeECP3 FPGA family for CCD Interface and Processing
Low Cost, Low Power Make the LatticeECP3 FPGA the "Chip of Choice" for the Industrial Camera Market
HILLSBORO, OR – NOVEMBER 21, 2011 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced that ABS GmbH, Jena, Germany, has chosen the mid-range LatticeECP3™ FPGA for use in its compact digital camera reference design.
"The LatticeECP3 FPGA gives us the capability to offer low cost, low power CCD or CMOS interface solutions for our customers. The LatticeECP3 FPGA has the horse power to support the complete video processing chain while providing a low power profile, making it an excellent choice for the industrial camera market," said Dr. Günter Uhlrich, Managing Director of ABS GmbH. "The design takes care of color interpolation, scaling and distortion correction while operating at over 128 mega-pixels per second. The flexibility of the LatticeECP3 FPGA gives us the capability to deliver this data via a variety of interface standards, including PCI Express, DVI, HDMI, HD-SDI and CameraLink."
"The partnership between ABS GmbH and Lattice has demonstrated the value of a low power, low cost and innovative mid-range FPGA architecture in the video market," said Shakeel Peera, Lattice Director of Marketing for Silicon and Solutions. "Our LatticeECP3 FPGA family is one example of our commitment to providing architectures that enable developers of video solutions an efficient method for video processing and transport."
About the Lattice ECP3 FPGA Family
The mid-range LatticeECP3 FPGA family is comprised of the lowest power, SERDES-enabled FPGAs in the market today. The family's five FPGAs offer standards-compliant, multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for RF, baseband and image signal processing. Toggling at 1Gbps, the LatticeECP3 FPGAs also feature fast LVDS I/O as well as embedded memory of up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive video camera and display, wireline and wireless infrastructure applications.
About ABS GmbH
ABS GmbH was founded in 1990 as an engineering company that specializes in the field of applied digital signal processing with focus in the areas of audio and video signal processing, telecommunications, measurement, control and regulation. ABS GmbH provides development services for companies encompassing the full product cycle, including post-market development and service as well as complete manufacturing responsibility. Further information can be found at www.kameras.abs-jena.de
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, and programmable Power Management solutions. For more information, visit www.latticesemi.com
|
Related News
- Lattice Announces 4 x 3.125Gbps SRIO Capability on the Mid-Range LatticeECP3 FPGA Family
- Lattice and Helion Technology Announce Compression and Encryption IP Cores for the LatticeECP3 FPGA Family
- HRD Video Camera Development Kit and Evaluation Reference Design Now Available for LatticeECP3 FPGA Family
- Lattice Announces Five New IP Suites for the LatticeECP3 FPGA Family
- Lattice Introduces New Secure Control FPGA Family with Advanced Crypto-Agility and Hardware Root of Trust
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |