Analog Bits Announces 28nm IP Availability
28nm product line includes PLL, DLL, SERDES, DDR3 and TCAM macros
Mountain View, Calif., November 29, 2011 – Analog Bits, the Integrated Clocking and Interface IP leader, today announced availability of its major product lines on 28nm process technologies.
The company revealed for the first time that it has long had working silicon at the 32nm process nodes, and has delivered numerous 28nm IP based on a high performance (HP) and low power (LP) processes. It is now actively porting production-proven IP to multiple 28nm nodes, including the new 28nm HPM process.
The Analog Bits 28nm product lines include PLL, DLL, SERDES, DDR3 I/Os, TCAM high performance memories, and on-die thermometer IP. Design Kits are available immediately for inclusion in leading edge designs.
“Hitting the precise power, performance and area sweet spot is going to challenge designers at the 28nm node. Analog Bits is working hard to get in front of the many IP technical issues at 28-nanometers and is bringing key clocking and interface IP to meet the needs of early adopters, “explains Mahesh Tirupattur, Executive Vice President, Analog Bits.
Analog Bits’ 28nm standard PLLs cover a range of frequency requirements up to 5GHz. They feature an exceedingly small footprint thanks to the pioneering “zero core area” technique, and like other Analog Bits PLLs, feature class-leading low jitter and low power with less than 1mA/GHz power consumption. Ultra Low Jitter (<100fs RMS) and Very High Speed (up to 20GHz) PLLs are also available.
The 28nm SERDES line supports the industry’s lowest power consumption at 4.3mw/Gbps, and the industry’s lowest latency. It has multi-rate and multi-protocol capabilities and adaptive equalization to support PCI Express Gen 3 and backplane KR applications, as well as supporting over 70 standard protocols. This is ideal for high SERDES count chips due to its low area and power and excels as a chip-to-chip interconnect solution.
The new 28nm DDR3/LPDDR2 I/Os support designs with speeds up to 2.133 Gbps and is programmable to support DDR3/3L/3U standards. The LPDDR2 products are targeted for hand held and consumer devices where lower power memory interfaces are essential.
The high performance TCAM memories feature capabilities beyond the 1 GHz range. The 28nm temperature sensor is a highly integrated, low power, small form factor macro for monitoring temperature variation on-chip, allowing very high precision even in untrimmed usage.
For more 28nm product line information visit www.analogbits.com/28nmProductLine.php
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of lowpower, customizable analog IP for easy and reliable integration into modern CMOS digital chips. Our products include precision clocking macros such as PLL’s & DLL’s, programmable interconnect solutions such as multi-protocol SERDES/PMA and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of uses of IP fabricated in customer silicon from 0.35-um to 28-nm processes, Analog Bits is the premier analog IP supplier with an outstanding heritage of "first time working silicon" at merchant foundries and IDMs.
|
Related News
- Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform
- Analog Bits Introduces Design Kits for 16nm FinFET Enabling next generation devices with SERDES, Sensors and PLLs
- Moortec Deliver Analog IP at 40nm and 28nm
- Cosmic Circuits to Develop Foundation Analog IP for GLOBALFOUNDRIES 55nm, 40nm and 28nm Technologies
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |