English
Webinar Alert: Avoid Design Bottlenecks in High-Speed NAND Flash Applications
Woodcliff Lake, NJ, November 29, 2011 -- Eager to deploy ONFI-3 NAND Flash memory devices? Already developing systems with USB 3.0, SATA-3, or Thunderbolt high-speed interfaces?
Then consider spending 45 minutes with Evatronix and CAST to make sure your NAND Flash application achieves its maximum possible data rate.
Wednesday, November 30, 1:00 pm EST
How to Achieve the Highest NAND Flash Application Data Rate
register: http://bit.ly/cast-NANDflash-webinar
The brief presentation will be followed by a live Q&A session, so bring your toughest NAND Flash application challenges to discuss. You might also see in advance how our 6th-generation NAND Flash Controller IP Core can help with those challenges; give us a call or visit our website to learn more.
Meredith Lucky: +1 201.8300 ext. 221
http://bit.ly/cast-NANDflash-core
|
||||||
CAST, Inc. Hot IP
Related News
- CAST NAND Flash Controller Supports Latest High-Speed Memories and is Ready for ONFI 3
- Evatronix Announces ONFi 2.2 High-Speed Interface Support to its NAND Flash Memory Controller
- Xilinx Helps Designers Meet High-Speed Connectivity Requirements With High-Performance Configuration and Storage Solution for Virtex-5 FPGAs
- Renesas Technology Releases 50 New MCU Products Comprising 11 Groups, Each Built Around the R32C/100 CPU Core and Integrating High-Speed On-Chip Flash Memory
- Transdimension and Chipidea host webinar on simplifying the integration of high-speed USB
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
|
E-mail This Article | 
|
|
Printer-Friendly Page |