Dolphin Integration announces the availability at 40 nm of low-power audio codec with SNR of 100 dB
Grenoble, France – December 09, 2011 -- The audio converter panoply from Dolphin Integration is based on ultra Low Power architecture of cores - ADC and DAC - and offers peripherals for high density or low BoM to address mobile devices like smart phones, tablets, DSC, portable DVD players…
The leading configuration of such wide panoply, sCODS100-N.01-Xenon, proven on silicon, is enriched with a flexible architecture enabling either the lowest Bill-of-Material or the richest array of peripherals.
SoC integrators and FabLess suppliers can benefit from their preferred product quite fast to enhance their SoC performances with:
- 100 dB of SNR
- differential lines-in, stereo headphone, differential line-out
- an embedded regulator ensuring noise reduction on power supply
- slave mode control through the I2C interface
- synchronization functionality through the Sample Rate Converter
- ...
Silicon qualification serves to ascertain the worth of simulations for any configuration and may enable demonstration platforms.
Furthermore, Dolphin uniquely contributes experts in Field Application Engineering, who provide support and advice to users, not only with a set of appropriate Application Schematics, but also simulation models for optimizing the sensitive spots of integration and enabling fast delivery of the optimal configuration on boards.
For further information on the offering at 40 nm, ask for more information at jazz@dolphin.fr.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive and lasting creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation as well as independence and partnerships with Foundries. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components. The strategy is to follow product launches with evolutions addressing future needs, emphasizing resilience to noise and drastic reductions of power-consumption at SoC level, thanks to their own missing EDA solutions enabling Support Engineering with Application Hardware Modeling as well as early Power and Noise assessment, plus engineering assistance for Risk Control.For more information about Dolphin, visit: www.dolphin-integration.com
|
Dolphin Design Hot IP
Related News
- The first configuration of Dolphin Integration stars an audio converter at 40 nm LP to a high SNR of 100 dB
- Dolphin Integration offers the highest performances for an audio CODEC of the Xenon family: up to 106 dB of SNR at 65 nm.
- Dolphin Integration lightens CD10ACN50, a high-performance 100 dB Audio CODEC in Fujitsu Microelectronics' 90 nm
- Audio Codec IP - 40 nm: Dolphin Integration passed TSMC IP9000 Level 4 qualification at Low Power process
- More configurations for the audio CODEC from Dolphin Integration proven with 100 dB
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |