Elecard SATA Controller IP Core hits the market
January 2, 2012 -- Elecard announces release of Elecard SATA Controller IP Core for communication between FPGA systems and external devices via SATA inteface.
Today, Elecard Devices CJSC, a leading developer of codecs and products for digital video, announced the release of Elecard SATA Host Link Layer GTP controller (SATA LL) IP Core, an HDL-based package that implements the SATA link layer for communication between systems designed using FPGA Xilinx Virtex-5 and external devices via the SATA interface.
The SATA LL IP core is the ideal product that can be applied in already existing RAID-controlled data storage and acquisition systems that require a high-speed and cost-efficient link layer solution that is fully compliant to the latest Serial ATA specification. The physical layer is implemented using Virtex-5 FPGA RocketIO GTP Transceiver, whereas other Xilinx devices such as Spartan-6 and Virtex-6 can also be applied.
For more information please visit the product's page.
|
Related News
- Elecard Hits Market with ARM Codec SDK for Mobile and Portable Devices
- DFSPI IP Core from DCD supports all serial memories available on the market.
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- ASolid Adopts AndesCore N9 for its AS2726 eMMC Controller to Deliver Competitive Market Advantage
- CAST Enters Graphics Acceleration IP Market with New Cores that Complement GPUs and System Processors
Breaking News
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
- MIPI Alliance Announces Board Leadership Appointments
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |