CAST Shipping New CAN Bus Controller IP Core
Woodcliff Lake, NJ, January 16, 2012 — A new core from semiconductor intellectual property (IP) provider CAST, Inc. adds new capabilities to the company’s long-time support for the Controller Area Network (CAN) Bus Protocol.
Sourced from partner Fraunhofer IPMS and available now, the CAN-CTRL CAN Bus Controller IP Core conforms to the latest, 2.0B CAN Bus Protocol and ISO ISO 11898-1 Data Link Layer specifications. Customers have fully tested products using the core against the ISO 16845 Road Vehicles CAN Conformance Test Plan to verify its correct and complete functionality.
“CAN has been a steady seller for us for many years, with a recent surge of growth for more demanding automotive control and communication systems,” said Nikos Zervas, vice president of marketing for CAST. “This new CAN controller core offers the features and performance designers are now requesting, coupled with the easy integration and tremendous support customers get with all CAST IP products.”
The ASIC or FPGA CAST CAN core implements a hardware controller for the CAN data link layer, handling data framing, transmission, reception and synchronization, and error reporting. The new core adds a configurable number of acceptance filters, a Single-Shot Transmission Mode for lower software overhead and faster buffer reloading, and several features similar to the PeliCAN mode of the popular Philips SIA1000 discrete chip. The latter include several important error diagnosis and system maintenance functions, including a programmable error warning limit and a listen-only mode for better data traffic analysis.
Learn more by calling +1 201.391.8300 or visiting www.cast-inc.com.
|
CAST, Inc. Hot IP
Related News
- CAST and Fraunhofer IPMS Introduce CAN XL Bus Controller IP Core
- CAN FD Plug Fest Shows Robust Operation of Controller IP Core by CAST and Fraunhofer IPMS
- CAN FD Bus Controller IP Core with ISO and non-ISO Compliance Available Now from CAST
- First CAN FD Bus Controller IP Core for ASICs & FPGAs Available Now from CAST
- Arasan announces the Industry's First CAN FD Light Bus Controller IP
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |