European startup attempts many-core revolution
Peter Clarke, EETimes
1/24/2012 7:38 AM EST
LONDON – Joel Monnier is a former vice president of central R&D at Europe's largest chip company STMicroelectronics. The company he now leads is Kalray SA, headquartered in Orsay near Paris, and with an engineering base in Grenoble, France. The company is on a mission to launch a relatively general-purpose many-core processor. Kalray is claiming it can combine the hardware with necessary software to break through the many-core barrier with a 256 processor array integrated on a 28-nm CMOS chip.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Kalray Works with Automobile Giants to put its MPPA Manycore Processor into Self-Driving Vehicles
- Many-core processor IP company Recore Systems secures $2 million Series B investment for go-to-market
- Recore Systems releases a many-core processor subsystem IP-on-FPGA
- INRIA and KALRAY strengthen their scientific collaboration on the MPPA MANYCORE processor and parallel computing
- Radically scalable CRISP General Stream Processor solves pitfalls of many-core
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset