eSilicon Expands SerDes IP Licensing Agreement with Avago Technologies
Broad-based Access to 28nm-90nm SerDes Cores for eSilicon Customers
SUNNYVALE, Calif. — FEB 7, 2012 — eSilicon Corporation, the largest independent semiconductor value chain producer (VCP), announced today that eSilicon has expanded its existing agreement with Avago Technologies to include access to Avago’s 28nm, 40nm, 65nm and 90nm embedded SerDes cores. The agreement allows eSilicon to offer these high-performance cores and related IP as part of its custom chip development solution, positioning it to address the growing communications and storage ASIC markets. The SerDes cores support a broad range of popular industry standards such as PCI-Express, Fibre Channel, CEI, 10GBASE-KX/KX4/KR, FCoE, GigE, XAUI, and XFI/SFI and are suitable for both chip-to-chip and backplane applications. Avago Technologies has a long legacy of embedded SerDes technology leadership and has shipped more than 200 million SerDes channels. The SerDes cores offer very low jitter, making it possible to integrate many SerDes channels on a single chip.
“SerDes technology is clearly an area where Avago excels, and we are pleased to offer our customers access to an expanded SerDes IP portfolio and related IP bundle,” said Patrick Soheili, VP marketing, eSilicon. “Avago’s IP, combined with eSilicon’s design, productization and manufacturing operations expertise and our foundry partner TSMC’s manufacturing expertise provides our customers with a proven way to get a high-performance product to market quickly.”
“Avago’s IP engagement with eSilicon now spans four process generations,” said Frank Ostojic, VP and GM of Avago Technologies’ ASIC Products Division. “Our expanded agreement will allow eSilicon to serve a broader range of customers with high-performance, low-power requirements in process nodes ranging from 90nm down to 28nm.”
Avago’s SerDes cores are based on a modular, multi-rate architecture allowing hundreds of SerDes channels to be easily integrated on a single chip. The SerDes cores include a unique decision feedback equalization (DFE) feature resulting in a number of key performance differentiators such as low overall power, best-in-class data latency, and best-in-class jitter and crosstalk tolerance.
The Avago SerDes cores and the related IP bundle are available immediately to eSilicon customers. For more information, please visit eSilicon’s website or contact an eSilicon sales representative in your area.
About Value Chain Producers
A value chain producer (VCP) is a company that collaborates with foundries, IP and service providers, EDA suppliers, package, assembly and test operations in designing and producing chips for fabless IC, IDM and OEM companies. VCPs optimize the economics of customer value chains and enable customers to focus on their product differentiation and market growth.
About eSilicon
eSilicon, the largest independent semiconductor VCP, delivers ASICs to OEMs and fabless semiconductor companies through a fast, flexible, lower-risk path to volume production by deploying its comprehensive suite of design-through-manufacturing services and custom IP offerings. eSilicon serves a wide variety of markets including the communications, computer, consumer and industrial segments. www.esilicon.com
|
Related News
- eSilicon Licenses Avago Technologies' High Performance Embedded SerDes Cores
- Qualitas Semiconductor Expands Licensing Agreement with Key South Korean Fabless company
- Altair Signs Agreement to Acquire Metrics Design Automation Inc. Expands Footprint in EDA Industry
- MIPI Alliance and Automotive SerDes Alliance Enter Liaison Agreement to Enable Native MIPI CSI-2 Implementation with ASA-ML PHY
- Ansys Signs Definitive Agreement to Acquire Diakopto, Expands Multiphysics Simulation Portfolio for Semiconductor Designers
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |