English
Next-gen video codec hits milestone
Rick Merritt, EETimes
2/8/2012 11:08 PM EST
SAN JOSE – The standards group hammering out the next generation of the MPEG media codec has forged a committee draft of the High Efficiency Video Coding (HVEC) standard in a regular meeting here this week. The spec also known informally as H.265 is expected to provide efficiency boosts in transmitting video for next generation systems and networks using it.
The committee draft is seen is an important but not a final milestone in the standard’s progress. The spec faces two more hurdles before it is cast in stone.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Kneron's Next-Gen AI SoC Processes Video and Audio at the Edge
- Silicon IP Provider, Chips&Media Unveils New Multi Video Codec IP, WAVE6 Gen2+
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- T2M IP Unveils Advanced H.264 and H.265 HEVC Codec IP Cores for High-Efficiency Video Solutions
- DeepX Hints At Next-Gen AI Chips
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards