English
Next-gen video codec hits milestone
Rick Merritt, EETimes
2/8/2012 11:08 PM EST
SAN JOSE – The standards group hammering out the next generation of the MPEG media codec has forged a committee draft of the High Efficiency Video Coding (HVEC) standard in a regular meeting here this week. The spec also known informally as H.265 is expected to provide efficiency boosts in transmitting video for next generation systems and networks using it.
The committee draft is seen is an important but not a final milestone in the standard’s progress. The spec faces two more hurdles before it is cast in stone.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Kneron's Next-Gen AI SoC Processes Video and Audio at the Edge
- Ceva Powers Oritek's Next-Gen ADAS chipsets for Smarter, Safer Electric Vehicles
- Industry Grade ASIL-B IP Cores licensed to Power Next-Gen Automotive Systems
- Comprehensive ADC/DAC and AFE IP Solutions: Empowering Next-Gen Applications Across Diverse Technology Nodes
- Silicon IP Provider, Chips&Media Unveils New Multi Video Codec IP, WAVE6 Gen2+
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X