CEVA Unveils the CEVA-XC4000 - A Low-Power DSP Architecture Framework for the Widest Array of Advanced Wireless Standards
CEVA-XC4000 offers unparalleled, scalable performance capabilities and innovative power management to address the most demanding communication standards, including LTE-Advanced, 802.11ac and DVB-T2, on a single architecture
MOUNTAIN VIEW, Calif., February 21, 2012 – CEVA, Inc. (NASDAQ: CEVA); (LSE: CVA), the leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, today unveiled the CEVA-XC4000, a fully programmable low-power DSP architecture framework supporting the most demanding communication standards for cellular, Wi-Fi, DTV, white space, and more. Building upon its highly successful predecessors, the CEVA-XC4000 architecture sets a new milestone for power efficiency and utilizes an innovative instruction set to enable highly complex, software-based baseband processing which otherwise could only be accomplished with dedicated hardware. Illustrating this, the CEVA-XC4000 delivers a 5X performance improvement over the CEVA-XC323 DSP for LTE-A processing, while consuming 50% less power.
The CEVA-XC4000 architecture is offered in a series of six fully programmable DSP cores, offering modem developers a wide spectrum of performance capabilities while complying with the most stringent power constraints. By taking advantage of a unified development infrastructure composed of code-compatible cores, a set of optimized software libraries and a single tool chain, customers can significantly reduce software development costs while leveraging their software investment in future products.
“The CEVA-XC4000 redefines the concept of a ‘universal communication architecture’, enabling every conceivable advanced cellular, connectivity, DTV, white space and powerline communication standard to be efficiently supported by a single DSP architecture,” said Gideon Wertheizer, CEO of CEVA. “Incorporating new power management techniques, we were able to dramatically reduce the power consumption for high-performance software-based processing, paving the way for modem developers to exploit the flexibility, reusability and time-to-market advantages that a software-defined approach brings.”
"Today’s advanced wireless communications landscape is a complex array of evolving standards and protocols that product developers must support quickly, cost-effectively and efficiently," noted Linley Gwennap, principal analyst of The Linley Group. "Based on the widespread adoption of its CEVA-XC architecture, the company has already delivered a programmable platform that meets the performance, power and die area requirements for today's baseband applications. CEVA’s new XC4000 architecture is a scalable architecture with improved computational efficiency for next-generation wireless standards such as LTE-A and 802.11ac."
Power, Performance, Precision, System Know-how
Addressing the ever-increasing requirement for higher performance together with lower power consumption, the CEVA-XC4000 architecture incorporates new and innovative power-oriented enhancements, including CEVA’s second generation Power Scaling Unit (PSU 2.0) which dynamically supports clock and voltage scaling with fine granularity within the processor, memories, buses and system resources. The architecture also utilizes Tightly Coupled Extensions (TCE) to deliver inter-connected power-optimized coprocessors and interfaces for the implementation of critical PHY functions, further reducing power consumption. A rebalanced pipeline with low-level module isolation is also highly optimized for power.
The CEVA-XC4000 incorporates enhanced system-level mechanisms, queues and interfaces to deliver exceptional performance, realizing faster connectivity, higher bandwidth, lower latency and better PHY control. The architecture offers uncompromising modem quality using two distinct inter-mixable high-precision instruction sets, supporting the most advanced 4x4 and 8x8 MIMO algorithms.
In order to better serve CEVA-XC4000 customers, CEVA has also announced today complete reference architectures targeting complex communication standards, including LTE-A Rel-10 and Wi-Fi 802.11ac supporting up to 1.7 Gbps, in collaboration with CEVA-XCnet partners mimoOn and Antcor. These reference architectures are complemented with highly optimized software libraries for LTE-A and Wi-Fi.
Streamlined Software Development
The CEVA-XC4000 DSP architecture is supported by CEVA-Toolbox™, a complete software development environment, incorporating Vec-C™ compiler technology for advanced vector processors, enabling the entire architecture to be programmed in C-level. An integrated simulator provides accurate and efficient verification of the entire system including the memory sub-systems. In addition, CEVA-Toolbox includes libraries, a graphical debugger, and a complete optimization tool chain named CEVA Application Optimizer. The Application Optimizer enables automatic and manual optimization applied in the C source code.
For more information, visit www.ceva-dsp.com/CEVA-XC4000.html.
Availability
The first member of the CEVA-XC4000 DSP series is available today for lead customers. For more information, contact sales@ceva-dsp.com.
About CEVA, Inc.
CEVA is the world’s leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA’s IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia (HD video, Image Signal Processing (ISP) and HD audio), voice over packet (VoP), Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2011, CEVA's IP was shipped in over 1 billion devices, powering handsets from 7 out of the top 8 handset OEMs, including Nokia, Samsung, LG, Motorola, Sony and ZTE. Today, more than 40% of handsets shipped worldwide are powered by a CEVA DSP core. For more information, visit www.ceva-dsp.com. Follow CEVA on twitter at www.twitter.com/cevadsp.
|
Ceva, Inc. Hot IP
Related News
- CEVA Introduces Low Power, Multi-Mode LTE-Advanced Reference Architecture for the New CEVA-XC4000 DSP Architecture Framework
- CEVA and Antcor Announce Low Power, Wi-Fi 802.11ac Reference Architecture for the New CEVA-XC4000 DSP Architecture Framework
- CEVA Introduces CEVA-TeakLite-4 -- The Most Powerful, Low Power 32-bit DSP Architecture Framework for Advanced Audio and Voice Applications
- T2M-IP Unveils MIPI D-PHY v2.5 Tx and DSI Tx Controller v1.2: Silicon-Proven, Low-Power, Cost-Effective IP Core Solutions for Advanced SoCs
- DSP Group Unveils DBM10 Low-Power Edge AI/ML SoC with Dedicated Neural Network Inference Processor
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |