ClariPhy Licenses Tensilica's Xtensa Dataplane Processor (DPU) for Optical Networking Mixed Signal, Digital Signal Processing (MXSP) SOCs
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Santa Clara, CA USA - March 1, 2012 - Tensilica, Inc. today announced that ClariPhy Communications, Inc., a leading developer of ultra-high speed mixed signal, digital signal processing (MXSP) system-on-chip (SOC) solutions for coherent optical networks, has licensed Tensilica's Xtensa dataplane processor unit (DPU) for a deeply embedded control application.
"We benchmarked other CPU and controller cores and selected Tensilica's Xtensa DPU because it offered us a unique combination of a robust standard architecture with a rich third party ecosystem, plus the ability to configure and extend the core to meet our exact applications need," stated Reza Norouzian, vice president of sales and business development at ClariPhy. "With Tensilica, we are able to leverage the reuse advantages while still reaping the benefits of differentiation arising from customization of the core."
"ClariPhy is aggressively pushing both high-performance and high-integration in optical networking infrastructure applications," stated Steve Roddy, Tensilica's vice president of marketing and business development. "As they strive for maximum performance at the lowest possible power, our automated processor core customization technology will help them reach their design goals."
About ClariPhy
ClariPhy Communications, Inc. develops mixed signal, advanced digital signal processing (MXSP) ICs targeting 10G, 40G, 100G and beyond for optical networks. ClariPhy's LightSpeed SoCs increase capacity and reach while eliminating costly regeneration equipment, simplifying network management and lowering system CAPEX and OPEX costs. ClariPhy's investors include Nokia Siemens Networks, Oclaro, Norwest Venture Partners, Onset Ventures, and Allegis Capital. ClariPhy is headquartered in Irvine, California with offices in Los Altos, California and Cordoba, Argentina. For more information, please visit http://www.clariphy.com.
About Tensilica
Tensilica, Inc. is the leader in dataplane processor IP cores. Dataplane processors (DPUs) are a superset of DSPs and CPUs that can scale from tiny micro signal processors to programmable offload accelerators and powerful DSPs. DPUs deliver 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific and demanding signal processing performance and efficiency targets. Tensilica's DPUs power SOC designs at many Tier 1 system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- Phison Licenses Tensilica's Dataplane Processor (DPU) for NAND Flash Memory Controllers and SSD Applications
- Chelsio Communications Licenses Tensilica's Xtensa LX Customizable Dataplane Processor Core for 10 Gigabit Ethernet
- HiSilicon, a Division of Huawei, Licenses Tensilica's Xtensa Dataplane Processor and ConnX DSP IP Cores
- ALPS Licenses Tensilica's Xtensa Processor for Image Processing
- Tensilica Licenses IBM CoreConnect Bus To Enable Xtensa Processor 'Plug and Play' in IBM SOCs; Tensilica Becomes First Configurable IP Vendor to License CoreConnect Bus
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |