Fujitsu Laboratories of America Adopts Berkeley Design Automation Analog FastSPICE Platform for High-Speed CMOS Transceivers
Platform Delivers Nanometer SPICE Accuracy 10x Faster for PLL Characterization
SANTA CLARA, — March 6, 2012— Berkeley Design Automation, Inc., provider of the world’s fastest nanometer circuit verification, today announced that Fujitsu Laboratories of America, Inc., a wholly owned subsidiary of Fujitsu Laboratories Ltd., has selected the company’s Analog FastSPICE™ (AFS) Platform for full-circuit post-layout verification, block-level characterization, and device noise analysis of their high-speed CMOS transceiver designs.
“At Fujitsu Laboratories of America we do research for designing high-speed CMOS transceivers. Circuit simulation is the most time-consuming task in our design cycle,” said William Walker, Senior Research Fellow, Platform Technology Innovation Group, Fujitsu Laboratories of America. “The AFS Platform is a very good fit in our lab as it is the only SPICE-accurate simulator capable of verifying lock and performance on a post-layout PLL. With AFS we can run PLL characterization overnight with better accuracy than a traditional SPICE simulator running for over a week – a huge productivity improvement. A recent 10GHz 4-phase PLL designed for a test chip in 65nm CMOS and verified with AFS operated entirely within spec.”
The Analog FastSPICE Platform is the world’s fastest nanometer circuit verification platform for analog, RF, mixed-signal, and custom digital circuits. The AFS Platform delivers foundry-certified nanometer SPICE accuracy 5x-10x faster than any other simulator on a single core and an additional 2x-4x performance with multithreading. For circuit characterization, the AFS Platform includes the industry’s only comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, the industry’s fastest near-SPICE-accurate simulation, and mixed- analog-digital co-simulation with leading Verilog® simulators. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS Co-Simulation, and AFS Nano SPICE.
“We are delighted that the AFS Platform is delivering tremendous value to Fujitsu Laboratories of America,” said Ravi Subramanian, president and CEO of Berkeley Design Automation. “The AFS Platform is the verification platform of choice that delivers the accuracy, performance, and capacity for today's demanding nanometer high-speed CMOS transceiver design teams.”
About Berkeley Design Automation
Berkeley Design Automation, Inc. is the recognized leader in nanometer circuit verification. The company combines the world’s fastest nanometer circuit verification platform, Analog FastSPICE, with exceptional application expertise to uniquely address nanometer circuit design challenges. More than 100 companies rely on Berkeley Design Automation to verify their nanometer-scale circuits. Berkeley Design Automation has received numerous industry awards and is widely recognized for its technology leadership and contributions to the electronics industry. The company is privately held and backed by Woodside Fund, Bessemer Venture Partners, Panasonic Corp., NTT Corp., IT-Farm, and MUFJ Capital. For more information, visit http://www.berkeley-da.com.
About Fujitsu Laboratories of America
Fujitsu Laboratories of America, Inc. is a wholly owned subsidiary of Fujitsu Laboratories Ltd. (Japan), focusing on research on advanced Information and Communications Technology. Conducting research in an open environment, it contributes to the global research community and the working IT industry. It is headquartered in Sunnyvale, CA. For more information, please see: http://www.fla.fujitsu.com.
|
Related News
- ARM High-Speed PHY and High-Performance Standard Cells For 65-Nanometer Platform Adopted By Fujitsu
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- Xpeedic Launches High-Speed Digital Signal Integrity, Power Integrity Suite at Design Automation Conference
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |