Report: Fewer design starts are yielding higher value
Nicolas Mokhoff, EETimes
3/6/2012 1:52 PM EST
MANHASSET, NY -- The number of new ASIC design starts is declining, but the revenue per design is rising, according to market research firm Gartner.
Recent results from a design start survey revealed the following:
Application-specific standard product (ASSP) design starts gained share over ASIC design starts in 2011 and will continue to gain share in 2012, indicating the growing trend among system companies to shift from using ASICs to ASSPs to avoid the high costs of designing custom chips.
E-mail This Article | Printer-Friendly Page |
Related News
- New Report Suggests India Can Expand Role in Global Semiconductor Value Chains with the Right Policies
- Worldwide Silicon Wafer Shipments Edge Higher to New Record in First Quarter 2022, SEMI Reports
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- Gartner Says Worldwide Semiconductor Sales Expected to Decline 0.8 Percent in 2015; First Revenue Decline Since 2012
- Uniquify Joins GLOBALSOLUTIONS Ecosystem Program as Worldwide IP and ASIC Supplier
Breaking News
- Arm's power play will backfire
- MIPI Alliance Releases Camera Security Specifications for Flexible End-to-End Protection of Automotive Image Sensor Data
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
Most Popular
- Alchip Announces Successful 2nm Test Chip Tapeout
- BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
- Arm puts Qualcomm on notice of cancellation of its licence
- Gartner Forecasts Worldwide Semiconductor Revenue to Grow 14% in 2025
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era