English
Report: Fewer design starts are yielding higher value
Nicolas Mokhoff, EETimes
3/6/2012 1:52 PM EST
MANHASSET, NY -- The number of new ASIC design starts is declining, but the revenue per design is rising, according to market research firm Gartner.
Recent results from a design start survey revealed the following:
Application-specific standard product (ASSP) design starts gained share over ASIC design starts in 2011 and will continue to gain share in 2012, indicating the growing trend among system companies to shift from using ASICs to ASSPs to avoid the high costs of designing custom chips.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- New Report Suggests India Can Expand Role in Global Semiconductor Value Chains with the Right Policies
- Worldwide Silicon Wafer Shipments Edge Higher to New Record in First Quarter 2022, SEMI Reports
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- Gartner Says Worldwide Semiconductor Sales Expected to Decline 0.8 Percent in 2015; First Revenue Decline Since 2012
- Uniquify Joins GLOBALSOLUTIONS Ecosystem Program as Worldwide IP and ASIC Supplier
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results