RFEL creates flexible design emulation of Graychip GC1012B Wideband DDC
Newport, Isle of Wight, UK – March 14 2012 -- As a number of Texas Instruments Graychip (GC) range of devices transition to “Not Recommended” for new designs and “Obsolete” status, RFEL has, in response to customer requests, developed specific IP to emulate the signal processing functionality of these devices and thereby provide an upgrade path to designs originally built upon them. Using specifically designed sub-modules a channelizer design can be realized on an FPGA platform, that offers higher performance, greater customization options and a lower price than the increasingly hard to obtain mature Graychip devices.
“Manufacturers are coming to the stage of designing the next generation of their products only to find that a key component they had used, such as the TI Graychip GC1012A has become obsolete, and the GC1012B wideband DDC is ‘not recommended’ for new designs, hard to obtain and expensive at around $240 each” explained Dr Alex Kuhrt, RFEL’s CEO. “At the request of customers, we have created emulations of the DDC functionality, using our award winning DSP technology that runs on a low-cost FPGA part and delivers improved performance and lower system costs, saving a massive 75% on the effective unit cost.”
The designs are not pin-for-pin replacements, but as companies design new PCB layouts for their next generation of products it is a straight-forward process to take advantage of the increased performance, lower power consumption and extended features on offer, such as support for fractional decimation factors up to 16,384 as standard - a capability not even offered by many of the latest DDC chips.
The first design available delivers the equivalent functionality of a GC1012B device, but can process higher sample rates and provides one additional output as standard, with more available on request. A comparison is shown in Table 1:
Table 1: Performance Comparison
Specification/Performance | GC1012B | RFEL Emulation |
Sample Rate / Bit Width | 100MS/s, 12-bit | 110MS/s, 12-bit |
Decimation | 2, 4, 8, 16, 32, 64 only | Fractional factors in range 2 - 16384 |
No. of Complex (I-Q) Outputs | 1 | 1 – 2 (more possible on request) |
Tuning range | 0.1Hz | 0.1Hz or better |
Dynamic range | >75dB | >75 dB (improved performance available) |
Gain Adjust | 0.03dB steps | ≤ 0.03dB steps |
Device/Package | 120pin QFP | XC6SLX16-2 FTG256C |
Unit price @ 100off vol. | $240 ** | FPGA + IP License $24.27 ** + $35 = $59.27 |
** Source: DigikeyTM website 28th Feb. 2012
Dr Kuhrt concluded, “One of the many advantages of our IP approach is that we can easily migrate our implementation from one generation of FPGA to the next and to different manufacturers, while ensuring functional compatibility, and that the most optimal design techniques available are utilized. This is important for products developed for EW and counter-intelligence, for example, which are always pushing the envelope to be able to detect and identify many different kinds of radio signals from an ever widening frequency range and increasingly cluttered spectrum.”
More details available at www.rfel.com/graychip-emulation.aspx
RFEL
RFEL, RF Engines Ltd, is a UK-based electronic systems designer, providing high specification signal processing solutions for FPGAs, as well as supplying digital receiver and complete product solutions for the defense, communications, homeland security and instrumentation markets. Applications include communications base stations, satellite communications systems, test and measurement instrumentation, and bespoke wideband receivers/transceivers.
|
Related News
- RFEL adds new Wideband DDC to its signal processing range
- RFEL's Wideband Channeliser - ChannelCore Flex Now Available on the Ettus USRP X310 Platform
- RFEL adds Wideband capability to its award-winning ChannelCore Flex advanced channeliser IP core
- Pragmatic Semiconductor launches next-generation platform for mixed-signal flexible ASIC design with early-access programme
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |