English
Cadence TSMC, ARM call for more collaboration
Rick Merritt, EETimes
3/13/2012 4:23 PM EDT
SAN JOSE, Calif. – Electronics companies need to step up their collaboration to deal with growing complexity of the technology, said executives from Cadence, TSMC and ARM at an annual Cadence user event here.
“Silicon integration and complexity will be a real challenge,” said Lip-Bu Tan, chief executive of Cadence, noting 20 nm chips with eight billion transistors in the works.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- ARM and Cadence Expand Collaboration for IoT and Wearable Device Applications Targeting TSMC's Ultra-Low Power Technology Platform
- Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction; Applied Materials, ARM, Cadence and TSMC Integrated Capabilities Deliver Silicon-Validated Power Reduction
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
Breaking News
- Arm's power play will backfire
- MIPI Alliance Releases Camera Security Specifications for Flexible End-to-End Protection of Automotive Image Sensor Data
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
Most Popular
- Alchip Announces Successful 2nm Test Chip Tapeout
- BoS Semiconductors joins UCIe Consortium for its ADAS chiplet SoC family
- Arm puts Qualcomm on notice of cancellation of its licence
- Gartner Forecasts Worldwide Semiconductor Revenue to Grow 14% in 2025
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era