Altera and TSMC Jointly Develop World's First Heterogeneous 3D IC Test Vehicle Using CoWoS Process
Altera Leveraging TSMC's CoWoS Manufacturing and Assembly Process for Development of Next-Generation 3D Devices
San Jose, Calif., and Hsinchu, Taiwan, March 22, 2012—Altera Corporation (Nasdaq: ALTR) and TSMC (TWSE: 2330, NYSE: TSM) today announced the joint development of the world's first heterogeneous 3D IC test vehicle using TSMC's Chip-on-Wafer-on-Substrate (CoWoS) integration process. Heterogeneous 3D ICs are one of the innovations enabling the industry's move beyond Moore's Law by stacking various technologies within a single device, including analog, logic and memory. TSMC's integrated CoWoS process provides semiconductor companies developing 3D ICs an end-to-end solution that includes the front-end manufacturing process as well as back-end assembly and test solutions.
Altera is the first semiconductor company to develop and complete characterization of a heterogeneous test vehicle using TSMC's CoWoS process. This and additional test vehicles enable Altera to quickly test the capabilities and reliability of its 3D ICs to ensure they meet yield and performance targets. TSMC's CoWoS process combined with Altera's technology leadership in silicon and intellectual property (IP) lays the foundation for rapid and cost-effective 3D IC product development and deployment in the future.
Altera's vision for heterogeneous 3D ICs includes developing device derivatives that allow customers to mix and match silicon IP based on their application requirements. Altera will leverage its leadership position in FPGA technology and integrate various technologies with an FPGA, including CPUs, ASICs, ASSPs, memory and optics. Altera's 3D ICs will enable customers to differentiate their applications by leveraging the flexibility of the FPGA, while maximizing system performance, minimizing system power and reducing form factor and system cost.
"Our partnerships with standards bodies like IMEC and SEMATECH, and our use of TSMC's leading-edge CoWoS manufacturing and assembly process put us in an excellent position to execute on our strategy of delivering heterogeneous 3D devices to our customers at the right time and with the right set of features," said Bill Hata, senior vice president of worldwide operations and engineering at Altera. "Implementing heterogeneous 3D capabilities into our devices enables us to continue our path of technology innovation and leadership and carry us beyond Moore's Law."
"Our relationship with Altera dates back nearly two decades and in that time, we have worked closely together to mutually develop the most leading-edge manufacturing processes and semiconductor technologies," said Rick Cassidy, President of TSMC North America. "Developing next-generation 3D ICs with Altera is a good example of how two companies can work together to push semiconductor technology to another level."
CoWoS is an integrated process technology that attaches device silicon chips to a wafer through a chip on wafer (CoW) bonding process. The CoW chip is attached to the substrate (CoW-On-Substrate) to form the final component. By attaching the device silicon to the original thick wafer silicon before it finishes the fabrication process, manufacturing-induced warping is avoided. TSMC plans to offer CoWoS as a turnkey manufacturing service.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
About TSMC
TSMC is the world's largest dedicated semiconductor foundry, providing the industry's leading process technology and the foundry segment's largest portfolio of process-proven libraries, IPs, design tools and reference flows. The Company's managed capacity in 2011 totaled 13.22 million (8-inch equivalent) wafers, including capacity from three advanced 12-inch GIGAFAB™ facilities, four eight-inch fabs, one six-inch fab, as well as TSMC's wholly owned subsidiaries, WaferTech and TSMC China, and its joint venture fab, SSMC. TSMC is the first foundry to provide 28nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.
|
Intel FPGA Hot IP
Related News
- TSMC Tapes Out Foundry's First CoWoS Test Vehicle Integrating with JEDEC Wide I/O Mobile DRAM Interface
- Synopsys' IC Compiler II Completes Certification for TSMC's 12-nm Process Technology
- Xilinx, Arm, Cadence, and TSMC Announce World's First CCIX Silicon Demonstration Vehicle in 7nm Process Technology
- Synopsys' IC Compiler II Certified for TSMC's 12-nm Process Technology
- Synopsys' IC Compiler II Completed Certification for TSMC's 7-nm Process Technology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |