Xilinx enables flexible and low cost forward error correction solutions with IP cores optimized for Spartan-IIE FPGAs
FEC solution ideal alternative for application specific standard products
SAN JOSE, Calif., April 10, 2002 - Xilinx, Inc. (NASDAQ: XLNX), announced today the immediate availability of parameterizable forward error correction (FEC) LogiCORE products for use with its Spartan-IIETM FPGAs. The cores include a Reed-Solomon Encoder and Decoder, a Convolutional Encoder, two Viterbi Decoders, and an Interleaver/De-interleaver. When implemented in a low cost Spartan-IIE FPGA, the cores provide system architects and digital signal processing (DSP) designers with the ability to quickly build cost effective and flexible solutions.
"Designers no longer need to concern themselves with being locked into a fixed FEC device that may become obsolete," said Per Holmberg, senior product marketing manager for IP Solutions at Xilinx. "The flexibility of these parameterizable cores, along with the cost-effective Spartan-IIE series, really changes the dynamics of system design, making it a preferred alternative to application specific standard products (ASSPs)."
In addition to providing a competitively priced solution, the combination of the Spartan-IIE series with the FEC cores offers key benefits when compared to fixed function ASSP solutions. Designers can achieve tremendous flexibility both through the parameterization capability of the cores and through the programmability of the Spartan-IIE devices, allowing changes in specification late in the design cycle. Additionally, using Spartan-IIE FPGAs, designers can "future-proof" their designs. These low cost FPGAs support field upgradability, enabling their end products to be updated remotely. The combined solution of FEC cores and Spartan-IIE FPGAs allows designers to customize their products to meet their exact requirements, rather than being forced to pay for a fixed function alternative with unnecessary components.
The newly released FEC cores include features that make them ideally suited for use with Spartan-IIE FPGAs. The IEEE 802-Compatible Viterbi Decoder includes best state initialization, resulting in improved performance with bursty data. The General Purpose Viterbi Decoder is available as a parameterizable netlist with a bit-error-rate (BER) option to monitor the error rate on the transmission channel. It also has both a serial and parallel architecture allowing the designer to prioritize area or speed for his design. A Convolutional Encoder is also available to support the transmit end of the link. The FEC offering also includes a high speed, very compact Reed-Solomon Encoder and Decoder and a Convolutional and Rectangular Block Interleaver/De-interleaver.
License price and availability
The LogiCORE products are available immediately under the terms of the SignOnce IP License and downloadable over the web at www.xilinx.com/dsp. The IEEE 802-Compatible Viterbi Decoder core is sold as both parameterizable source code and as a fixed netlist for $25,000 and $7,500 respectively. The General Purpose Viterbi Decoder is sold as a parameterizable netlist for $5,000. All Viterbi solutions include the Convolutional Encoder for no additional charge. The Reed-Solomon Decoder and Encoder are $5,000 and $500 respectively, and the Interleaver/De-interleaver is $1,000. In addition to support for the Spartan-IIE family, these cores also support Xilinx VirtexTM family of FPGAs using the latest ISE 4.2i version of the Xilinx design software. For more information about Xilinx Spartan FPGA solutions, visit www.xilinx.com/spartan.
About Xilinx
Xilinx is the leading supplier of complete programmable logic solutions, including advanced integrated circuits, software design tools, predefined system functions delivered as intellectual property cores, and unparalleled field engineering support. Founded in 1984 and headquartered in San Jose, Calif., Xilinx invented the field programmable gate array (FPGA) and fulfills more than half of the world demand for these devices today. Xilinx solutions enable customers to reduce significantly the time required to develop products for the computer, peripheral, telecommunications, networking, industrial control, instrumentation, high-reliability/military, low-power portable and consumer markets. For more information, visit the Xilinx website at www.xilinx.com.
# # #
#0265
Editorial contact: | Marketing Contact |
Jennifer Wright | Katie DaCosta |
Xilinx, Inc. | Xilinx, Inc |
(408) 879-7727 | (408) 879-7759 |
jennifer.wright@xilinx.com | katie.dacosta@xilinx.com |
Related News
- Xilinx Enables Low Cost Ethernet-Over-Sonet Solutions: Ships IP Cores Optimized For The New Spartan-IIE FPGAs
- Xilinx Delivers New High-Density Spartan-IIE Devices, Extends World's Lowest Cost FPGA Product Line
- Xilinx Delivers Spartan-3A Platform - World's Lowest Cost I/O-Optimized FPGAs
- Xilinx Ships 90-Nanometer Devices In Volume Production - Addresses Record Demand For It's Low Cost Spartan-3 FPGAs
- Xilinx Expands Market-Leading Automotive Silicon Portfolio With Spartan-6 FPGAs Optimized to Reduce System Cost
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |