HDL Design House announces new TX and RX controller cores for the HDMI and DisplayPort standards
Belgrade, Serbia -- April 04, 2012 -- HDL Design House, a company that offers design and verification services as well as soft and hard IP cores (digital and analog), today announced the availability of soft IP TX and RX controller cores for the HDMI and DisplayPort standards.
The cores have already passed compliance tests, and they support the set of features found in the latest version of the standards (1.4 for HDMI, 1.2 for DisplayPort).
For more information on these new video soft IP modules, visit http://hdl-dh.com/ipproducts.html.
HDL Design House delivers digital and analog design and verification products & services in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House was awarded ISO 9001:2000 and ISO 27001:2005 certifications in 2006 and has achieved certifications from Direct Assessment Services (DAS).
|
Related News
- Unlock the Power of DisplayPort v1.4 Tx/Rx PHY and Controller IP Cores: Maximize the Potential of Your Next-Generation Products
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- OmniPhy Introduces HDMI 2.0 TX/RX Controller+PHY IP, Driving 6 Gb/s Over Wirebond Packages
- Synopsys Launches DesignWare HDMI 2.0 TX/RX Controller and PHY IP for Ultra High-Definition Multimedia Experience
- Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |