Aliathon announces 100G Transponder & Muxponder Demo Design
April 5, 2012 -- Aliathon announces the immediate availability of our 100G OTN dual Transponder / Muxponder demo design recently demonstrated to customers at OFC 2012.
This demo design platform has been engineered to give our clients an easy-to-use, flexible and feature-rich experience that accelerates their product introduction in to the 100G OTN market. The design is available for evaluation in both the Aliathon and Xilinx engineering labs.
Headline Features
- Compliant to ITU G.709 Standard.
- Architected to fit comfortably inside a single-chip FPGA .
- 200MHz+ Push Button Core Performance.
- Scales to Future OTN Rates (n x 100G, 400G).
- CAUI Client / OTL4.10 Line Side Interfaces.
- 100GE & 10G clients Mapped in to OTU4 Payload via GMP.
- 100G & 10G Framing & Section/Path OH Processing.
- Support for generic G.709 FEC.
- 7db NECG @ 6.7% OH G.709 Standard GFEC.
- 100G Transponderare delighted to Demo Design Product Brief
- 100G Muxponder Demo Design Product Brief
Target Applications.
Target applications include 100GE long-haul transport and metro / router network aggregation.
Later in 2012 Aliathon will be rolling out our other 100G reference design platforms. See below the basic architectures of these solutions.
- 100G Regenerator/Repeater.
- Interlaken - OTU4 Transponder.
|
Related News
- Aliathon Ltd. Announces the immediate availability of their 100G OTN Transponder Reference Design For XILINX FPGAs.
- Altera Expands Its OTN Portfolio with a Single-Chip 100G Muxponder Solution
- Altera's Stratix V FPGAs Break Through Performance Barriers with Industry's First Single-Chip, Dual 100G Transponder
- Vitesse and Aliathon Collaborate on 40G/100G OTN
- Avalon and AppliedMicro Enable Efficient 100G Muxponder Applications
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |