Aliathon announces 100G Transponder & Muxponder Demo Design
April 5, 2012 -- Aliathon announces the immediate availability of our 100G OTN dual Transponder / Muxponder demo design recently demonstrated to customers at OFC 2012.
This demo design platform has been engineered to give our clients an easy-to-use, flexible and feature-rich experience that accelerates their product introduction in to the 100G OTN market. The design is available for evaluation in both the Aliathon and Xilinx engineering labs.
Headline Features
- Compliant to ITU G.709 Standard.
- Architected to fit comfortably inside a single-chip FPGA .
- 200MHz+ Push Button Core Performance.
- Scales to Future OTN Rates (n x 100G, 400G).
- CAUI Client / OTL4.10 Line Side Interfaces.
- 100GE & 10G clients Mapped in to OTU4 Payload via GMP.
- 100G & 10G Framing & Section/Path OH Processing.
- Support for generic G.709 FEC.
- 7db NECG @ 6.7% OH G.709 Standard GFEC.
- 100G Transponderare delighted to Demo Design Product Brief
- 100G Muxponder Demo Design Product Brief
Target Applications.
Target applications include 100GE long-haul transport and metro / router network aggregation.
Later in 2012 Aliathon will be rolling out our other 100G reference design platforms. See below the basic architectures of these solutions.
- 100G Regenerator/Repeater.
- Interlaken - OTU4 Transponder.
|
Related News
- Aliathon Ltd. Announces the immediate availability of their 100G OTN Transponder Reference Design For XILINX FPGAs.
- Altera Expands Its OTN Portfolio with a Single-Chip 100G Muxponder Solution
- Altera's Stratix V FPGAs Break Through Performance Barriers with Industry's First Single-Chip, Dual 100G Transponder
- Vitesse and Aliathon Collaborate on 40G/100G OTN
- Avalon and AppliedMicro Enable Efficient 100G Muxponder Applications
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |