MtekVision Licenses Arteris FlexLLI MIPI Low Latency Interface (LLI) IP
MIPI® Alliance Low Latency Interface digital controller IP offers easiest integration, lowest risk
SUNNYVALE, Calif., April 11, 2012 -- Arteris, Inc., the inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions, today announced that MtekVision has selected Arteris® FlexLLI(TM) MIPI Low Latency Interface (MIPI LLI) inter-chip link IP for multiple systems-on-chip (SoCs).
As previously announced by the MIPI Alliance on February 29, 2012, MIPI LLI is a point-to-point interconnect between two chips, with round-trip latencies low enough for both chips to share a single DRAM memory. LLI uses the MIPI M-PHY(TM) as the physical interface. Companies contributing to the MIPI LLI specification include: Agilent Technologies, Inc.; Arasan Chip Systems Inc.; Arteris, Inc.; BitifEye Digital Test Solutions; Broadcom Corporation; Intel Corporation; Motorola Mobility, Inc.; Renesas Electronics Corporation; Qualcomm Incorporated; Research In Motion; Samsung Electronics, Co.; ST-Ericsson; Synopsys, Inc.; Texas Instruments Incorporated; and the University of New Hampshire Inter Operability Lab (UNH-IOL).
Arteris has been a contributor in the MIPI Alliance LLI Working Group since the LLI investigation group was formed in 2009.
"MtekVision licensed Arteris FlexLLI because it is the only silicon-proven LLI solution, and is the fastest and safest way for us to implement MIPI LLI within our SoCs," said Harry-Hanchul Jun, Vice President at MtekVision. "Unlike the configurable FlexLLI product, the MIPI LLI specification does not encompass significant items like QoS, frequency, power and clock management, SoC interconnect integration, performance simulation and automated verification. We wanted our LLI IP to adapt to our SoC interconnect, and not the other way around. Arteris FlexLLI was the obvious choice."
Arteris FlexLLI is the only silicon-proven MIPI LLI implementation, having been implemented in the industry's first systems on chip that have LLI, including the OMAP5430 from Texas Instruments Incorporated (TI). This configurable IP connects easily with SoC interconnects using AMBA AXI, OCP and proprietary protocols, as well as Arteris FlexNoC® network on chip interconnect IP. FlexLLI also effortlessly interfaces with commercial MIPI M-PHY IP, such as the Synopsys M-PHY, as well as internally-developed M-PHYs.
For customers desiring a complete LLI digital controller and M-PHY solution, Arteris and Synopsys also offer a joint solution consisting of Arteris' FlexLLI MIPI LLI digital controller IP and Synopsys' DesignWare MIPI M-PHY IP.
"Arteris' goal is to make industry adoption of MIPI LLI an easy and painless experience," said K. Charles Janac, President and CEO of Arteris. "MtekVision's decision to license FlexLLI is strong recognition of Arteris' efforts since 2009 to help make LLI easy to configure, integrate and verify."
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com .
|
Arteris Hot IP
Related News
- Arteris Unveils FlexLLI MIPI Alliance Low Latency Interface (MIPI LLI) IP to Reduce Mobile Phone Cost
- Arasan Chip Systems Announces MIPI compliant Low Latency Interface (LLI) IP solution
- MIPI Alliance Low Latency Interface Extends Design Options While Saving Cost and Board Space
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |