JEDEC Announces Plans to Standardize Non-Volatile Wireless Memory
Invites Global Industry Participation in Dedicated Subcommittee
ARLINGTON, Va., USA – APRIL 12, 2012 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced that its JC-64 Committee for Embedded Memory Storage and Removable Memory Cards has formed a Subcommittee focused on the standardization of non-volatile wireless memory. To be chaired by Nokia and vice-chaired by Micron Technology and Samsung Semiconductor, the JC-64.9 Subcommittee for Wireless Memory welcomes interested companies worldwide to participate by joining JEDEC (http://www.jedec.org/join-jedec) or calling 703-907-7560 for more information.
Wireless memory is rapidly emerging as the next generation in data transfer technology, and is intended to enable fast, wireless connectivity with read/write capability between mobile devices (Wireless Memory Hosts) and battery-free memory tags (Wireless Memory Tags).
“There is currently no standard for this type of high speed, low power wireless data transfer,” said Hannu Kauppinen, Head of Nokia Research Center. “Creating a standard is essential to enabling manufacturing, distribution and retail businesses to benefit from the 100+ Mbit/s transfer rates achieved at close proximity, using very low power wireless memory. It will also enable consumers to enjoy new, fast wireless experiences, such as downloading a music album in under 10 seconds in a store.”
“We are confident about our capability for providing wireless mobile applications with more effective storage memory solutions that will enable businesses to have greater flexibility in accommodating new digital applications,” said Jim Elliott, vice president, memory marketing and product planning, Samsung Semiconductor, Inc. “In capitalizing on the market’s rapid adoption of wireless applications, this soon-to-be-standardized technology offers multiple alternatives for sharing and storing content wirelessly, including device-to-device and device-to-accessory connectivity.”
“Wireless memory technology at these capacities will enable innovative use cases to transfer contents to/from mobile devices,” said Micron Senior Director for Wireless Solutions Group R&D, Marco Dallabora. “Standardization activities will focus to create a solution which is memory interface agnostic with respect to the actual structure of the Wireless Memory Tag and Wireless Memory Host.”
John Kelly, JEDEC President, added, “The new wireless memory activity in JC-64 is part of an ongoing effort within JEDEC to extend memory technologies to meet the industry’s need for innovative solutions that best meet enterprise and consumer demands. We welcome all interested companies to participate in the development of open industry standards within JEDEC to help enable and grow the market for wireless memory.”
About JEDEC
JEDEC is the leading developer of standards for the microelectronics industry. Over 4,000 participants, appointed by nearly 300 companies, work together in 50 JEDEC committees to meet the needs of every segment of the industry, manufacturers and consumers alike. The publications and standards that they generate are accepted throughout the world. All JEDEC standards are available online at www.jedec.org, at no charge.
|
Related News
- Virage Logic's NOVeA(R) Embedded Non-Volatile Memory For RFID, Embedded NVM and Wireless Applications Selected by IBM
- Non-Volatile Memory: What Will 2023 Bring?
- X-FAB Adds Non-Volatile Memory Functions to its 180nm BCD-on-SOI Platform
- Adesto Reaches Shipment Milestone of One Billion Non-Volatile Memory Devices
- ATTOPSEMI Technology Joins FDXcelerator Program to Deliver Advanced Non-Volatile Memory IP to GLOBALFOUNDRIES 22 FDX Technology Platform
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |