Arteris FlexNoC Interconnect IP Licensed by Core Logic for Mobile and Multimedia Processors
Interconnect IP scales with SoC complexity; reducing routing congestion, easing timing closure and increasing performance
SUNNYVALE, California — April 17, 2012 — Arteris Inc., the inventor and leading supplier of network-on-chip (NoC) interconnect IP solutions, today announced that Core Logic has selected Arteris® FlexNoC™ interconnect IP as the backbone SoC interconnect in its next-generation mobile and multimedia processors.
Core Logic is one of Korea’s largest fabless semiconductor vendors, with expertise in low power mobile and multimedia systems-on-chip (SoCs). As the complexity of their SoCs increased, along with back-end timing and routing congestion issues, Core Logic found that its previous interconnect IP solution could not scale to meet their advancing needs.
“Arteris is the first company to offer NoC technology for bus architecture use, and after our technical evaluation we know it will help us handle our complex SoC routing and timing issues,” said Cabin Koo, Chief Engineer at Core Logic. “We are confident that Arteris FlexNoC will help us eliminate back-end issues while simultaneously shrinking our development schedules. Arteris FlexNoC interconnect IP is a must to create advanced SoCs, and we are using it for multiple design projects.”
“Core Logic’s decision to adopt Arteris FlexNoC as the backbone SoC interconnect within their most important chips is a strong vote of confidence in Arteris’ unique network-on-chip technology,” said K. Charles Janac, President and CEO of Arteris. “Arteris NoC technology allows the creation of complex SoCs while avoiding the problems of back-end wire routing congestion and timing closure issues inherent in older technologies.”
About Arteris
Arteris, Inc. provides Network-on-Chip interconnect IP and tools to accelerate System-on-Chip semiconductor (SoC) assembly for a wide range of applications. Results obtained by using the Arteris product line include lower power, higher performance, more efficient design reuse and faster development of ICs, SoCs and FPGAs.
Founded by networking experts and offering the first commercially available Network-on-Chip IP products, Arteris operates globally with headquarters in Sunnyvale, California and an engineering center in Paris, France. Arteris is a private company backed by a group of international investors including ARM Holdings, Crescendo Ventures, DoCoMo Capital, Qualcomm Incorporated, Synopsys, TVM Capital, and Ventech. More information can be found at www.arteris.com.
|
Arteris Hot IP
Related News
- Actions Semiconductor Licenses Arteris FlexNoC Interconnect IP for Multimedia Application Processors
- Arteris FlexNoC Interconnect IP Licensed by Freescale for i.MX Applications Processors
- Arteris FlexNoC Interconnect Licensed by Telechips for Use in Advanced Automotive Applications
- Arteris FlexNoC Interconnect Licensed by Microchip Technology for Microcontroller Development
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed in Neural Network Accelerator Chip Project Led by BMW Group
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |