English
TSMC to offer only one process at 20-nm
Dylan McGrath, EETimes
4/17/2012 10:40 PM EDT
SAN JOSE, Calif.—Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) will offer only one process at the 20-nm node, a change from the multiple processes that the foundry giant has offered customers for the past several nodes, a TSMC executive said Tuesday (April 17).
Speaking at TSMC's annual technology symposium here, Shang-yi Chiang, executive vice president and co-chief operating officer at TSMC, said the firm might also offer an 18- or 16-nm process node after 20-nm if lithography technology is not available to make 14-nm devices cost effectively.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC Sees Fast Ramp for 20-nm
- Synopsys Announces Immediate Availability of Broad Portfolio of Interface IP for TSMC's 20SoC Process
- Cadence Design Tools Certified for TSMC 16nm FinFET Process and for TSMC 20nm Process
- TSMC expected to begin 20-nm line early
- Kilopass First to Demonstrate Antifuse Non-Volatile Memory IP With Successful Test Chips on TSMC 20nm Process
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets