English
Adaptive Clock Generation Module for DVFS and Droop Response
TSMC's Chang: 'The worst is behind us' on 28-nm
Dylan McGrath, EETimes
4/17/2012 11:20 PM EDT
SAN JOSE, Calif.—Morris Chang, chairman and CEO of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), acknowledged Tuesday (April 17) that the foundry giant has experienced issues at the 28-nm node, but said the problems were related to capacity, not yield.
Chang told an audience at TSMC's annual technology symposium that TSMC's 28-nm yields have from the beginning been in line with the firm's projections.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC's 28-nm process in trouble, says analyst
- TSMC: 28-nm tech, demand 'on plan'
- Report: Altera to get TSMC's 28-nm in Q4
- Magma's Quartz Physical Verification Software Used by TSMC on Complex 28-nm Product Qualification Vehicle Test Chip -- Delivers Sign-Off Accuracy Along With Required Performance and Capacity
- EDA toolset parade at TSMC's U.S. design symposium
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Intel Announces Strategic Investment by Silver Lake in Altera
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- AMD Achieves First TSMC N2 Product Silicon Milestone