English
TSMC's Chang: 'The worst is behind us' on 28-nm
Dylan McGrath, EETimes
4/17/2012 11:20 PM EDT
SAN JOSE, Calif.—Morris Chang, chairman and CEO of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), acknowledged Tuesday (April 17) that the foundry giant has experienced issues at the 28-nm node, but said the problems were related to capacity, not yield.
Chang told an audience at TSMC's annual technology symposium that TSMC's 28-nm yields have from the beginning been in line with the firm's projections.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- TSMC's 28-nm process in trouble, says analyst
- TSMC: 28-nm tech, demand 'on plan'
- Report: Altera to get TSMC's 28-nm in Q4
- Magma's Quartz Physical Verification Software Used by TSMC on Complex 28-nm Product Qualification Vehicle Test Chip -- Delivers Sign-Off Accuracy Along With Required Performance and Capacity
- EDA toolset parade at TSMC's U.S. design symposium
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models