English
China mulls national CPU architecture spec
Rick Merritt, EETimes
4/23/2012 2:29 PM EDT
SAN JOSE, Calif. – China government officials kicked off a program last month that aims to define a national processor architecture. If the initiative is successful, the processor could become a requirement for use in any projects seeking government funding such as purchases of computers or smartphones.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Flow Computing Emerges from Stealth with Licensable, On-Die Parallel Processing Enabling 100X Improved Performance For Any CPU Architecture
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
- Imagination announces MIPSfpga 2.0: a comprehensive set of materials for teaching CPU architecture
- Much Ado About China's Big IC Surge
- Alibaba Fuels China's CPU Gambit
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards