Innovative verification technology startup to develop verification IP and offer services based on the OpenVera hardware verification language
Innovative verification technology startup to develop verification IP and offer services based on the OpenVera hardware verification language
PARIS, France, April 15, 2002 - Emulation and Verification Engineering (EVE), SARL, a French EDA startup specializing in the creation of advanced verification products and provider of engineering services, today announced it has joined Synopsys' OpenVera™ Catalyst Program. As a member of the OpenVera Catalyst Program, EVE will create and commercialize OpenVera verification intellectual property (IP) to accelerate the development of complete verification suites to enhance customers' verification productivity.
Launched by Synopsys in September 2001, the OpenVera Catalyst Program creates a broad network of companies with expert tool and methodology knowledge in Synopsys' leading verification solutions, such as Synopsys' VERA® testbench solution, VCS Verilog™ simulator and Scirocco™ VHDL simulator.
" With the verification gap widening further as design complexity increases, we elected to join the OpenVera Catalyst Program to help customers meet their system-on-chip (SoC) verification challenges via proven verification methodologies and tools, " said Luc Burgun, CEO and president of EVE. " We will provide expert services on VERA methodology for OpenVera users and develop high quality, reusable OpenVera verification IP solutions. "
" Verification engineers are continually striving to improve overall verification and testbench productivity, " said Jim Watts, OpenVera program manager at Synopsys, Inc. " Synopsys' OpenVera Catalyst Program helps address those needs by enabling verification experts to develop state-of-the-art OpenVera-based verification methodologies for end customers. In addition to offering OpenVera verification IP, EVE will provide verification services which complement Synopsys' existing offerings. "
About OpenVera
OpenVera is an open source hardware verification language developed specifically to meet the unique requirements of functional verification. The language enables users to describe the target application environment, including complex protocols and data objects, at a high level of abstraction, which dramatically increases productivity, readability and reusability. The latest OpenVera developments will be featured at the ninth semiannual Synopsys EDA Interoperability DevelopersÕ Forum in Sunnyvale, CA on Tuesday, April 16, 2002. For more information on OpenVera and OpenVera verification IP solutions, visit www.open-vera.com.
About Emulation and Verification
Engineering EV Engineering, SARL, offers innovative IP and H/W-assisted verification solutions and verification engineering services that accelerate the design of complex integrated circuits, prevalent in the communications, wireless, networking, computer, and consumer product markets. EVE provides verification and emulation consulting services via on-site and off-site engagements on a world-wide basis. In addition to consulting service, EVE also develops innovative hardware-assisted co-simulation solutions offered at breakpoint prices . The company, launched in 2000 by emulation and verification design tool experts, is privately held and is headquartered at 2 bis, Voie La Cardon, 91120 Palaiseau, France. Telephone : (33)- 1 - 64.53.27.30. Facsimile : (33)- 1 - 64.53.27.40.
Email : info@eve-team.com
Web Site : http://www.eve-team.com
Synopsys and VERA are registered trademarks of Synopsys, Inc. OpenVera, VCS Verilog and Scirocco are trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Related News
- nSys releases verification IP blocks using OpenVera hardware verification language
- Integnology releases smart card interface verification IP for Openvera hardware verification language
- OpenVera Momentum Drives Industry Adoption of a Complete Solution Around A Non-Proprietary Hardware Verification Language
- IEEE Publishes Standard Revision for SystemVerilog - Unified Hardware Design, Specification and Verification Language
- Arrow and eInfochips Team to Offer Consulting and Hardware/Software Design Services
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |