English
Mentor Graphics to Highlight Altera Nios Soft Core Embedded Processor at IC Design Technical Forum
San Jose, Calif., April 15, 2002 -- Altera Corporation (Nasdaq: ALTR) today announced that Michael Bohm, chief scientist of the HDL Design division of Mentor Graphics Corporation (Nasdaq: MENT), will discuss design techniques for synthesizing high-density programmable logic devices (PLDs) embedded with Altera's Nios® soft core processor at the IC Design Technical Forum, April 15-16, 2002, in San Jose, Calif.
Bohm's seminar session, "Designing High-Speed PLDs Using Embedded Processors," will provide designers with information and techniques needed to build system-on-a-programmable-chip (SOPC) solutions using Altera's PLDs and the Nios soft core embedded processor. Bohm will also discuss Altera's recently announced SOPC Builder tool, an automated system development tool that accelerates the process of integrating complex designs in Altera's high-density PLDs. Bohm will deliver the presentation on Tuesday, April 16 at 11 a.m. PDT.
"With several Mentor Graphics customers using Altera's high-density PLDs embedded with a Nios soft core processor, it is essential for us to arm them with the necessary tools and techniques to successfully synthesize their designs," said Bohm.
About Mentor Graphics' IC Design Technical Forum
The 2nd Annual IC Design Technical Forum, hosted by the Silicon Valley Mentor Graphics Users Group, is a premier conference providing a focused forum for Mentor Graphics users to present and discuss their use of the Mentor software, new developments, future trends, innovative ideas and recent advancements exclusively on IC, ASIC and FPGA designs. More information about the IC Design Technical Forum is available at: http://www.mentorug.org/lugs/svlug/conferences/2002/.About the Nios Soft Core Embedded Processor
Altera's Nios soft core embedded processor is optimized for programmable logic and SOPC integration. One of Altera's Excalibur embedded processor solutions, the Nios core is a general-purpose RISC processor that can be combined with user logic and programmed into an Altera PLD. The processor features a 16-bit instruction set and user-selectable 16- or 32-bit data paths, configurable for a wide range of applications. The Nios embedded processor is license and royalty free when used in Altera PLDs and HardCopy™ devices.About Altera
Altera Corporation (Nasdaq: ALTR) is the world's pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at http://www.altera.com.Editor Contacts:
| Bruce Fienberg Altera Corporation (408) 544-6397 newsroom@altera.com |
Related News
- Accelerated Technology's Nucleus RTOS to Support Altera's Nios Soft Core Embedded Processor
- Mentor Graphics Expands Mentor Embedded Linux Support for the latest AMD Embedded G-series Family of Processors
- Altera Functional Safety Package Combines FPGA Flexibility with "Lockstep" Processor Solution to Reduce Risk and Time-to-Market
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- Timesys Delivers a Comprehensive, Low-cost Linux Solution for Altera's Nios II Embedded Processor
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |