V Semi Announces Availability of New IP
May 11, 2012 -- Toronto, Ontario – V Semiconductor Inc. (V Semi) has announced today the availability of its State-of-the-Art Digital PLL IP cores in several new technology nodes and foundries. The foundries include TSMC, UMC and the Common Platform Alliance. The IP cores have been Silicon proven and successfully characterized. Full characterization reports are now available.
The IP macro offers industry leading power and area specifications. The modular footprint requires no off-chip components, while a highly accurate fractional synthesizer eliminates any integer reference clock requirements.
The design utilizes a proprietary digitized architecture which achieves best-in-class jitter characteristics and unprecedented programmability. The PLL contains numerous programmable features, including Spread Spectrum Generation (SSC), adjustable phase control, and configurable power savings modes.
The digital design minimizes process and temperature variation effects and scales seamlessly to other foundry technologies and nodes.
The IP core is available for licensing under V Semi’s simple business model. All IPs come equipped with configuration software and 24 hour support.
About V Semiconductor Inc.
V Semiconductor Inc. is a leading IP company that specializes in high-performance interface solutions. Privately held and headquartered in Toronto, Canada, V Semiconductor supplies Silicon-proven IP cores to many of the top semiconductor companies in the world. For more info, please visit us at www.vsemi.com.
|
Related News
- Pearl Semi selects Siemens' Symphony AMS platform for its novel low-noise digital PLL design
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
- Silicon Creations to Showcase PLL Developments on 22nm to 5nm Processes at TSMC 2019 Open Innovation Platform Ecosystem Forum
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |