V Semi Announces Availability of New IP
May 11, 2012 -- Toronto, Ontario – V Semiconductor Inc. (V Semi) has announced today the availability of its State-of-the-Art Digital PLL IP cores in several new technology nodes and foundries. The foundries include TSMC, UMC and the Common Platform Alliance. The IP cores have been Silicon proven and successfully characterized. Full characterization reports are now available.
The IP macro offers industry leading power and area specifications. The modular footprint requires no off-chip components, while a highly accurate fractional synthesizer eliminates any integer reference clock requirements.
The design utilizes a proprietary digitized architecture which achieves best-in-class jitter characteristics and unprecedented programmability. The PLL contains numerous programmable features, including Spread Spectrum Generation (SSC), adjustable phase control, and configurable power savings modes.
The digital design minimizes process and temperature variation effects and scales seamlessly to other foundry technologies and nodes.
The IP core is available for licensing under V Semi’s simple business model. All IPs come equipped with configuration software and 24 hour support.
About V Semiconductor Inc.
V Semiconductor Inc. is a leading IP company that specializes in high-performance interface solutions. Privately held and headquartered in Toronto, Canada, V Semiconductor supplies Silicon-proven IP cores to many of the top semiconductor companies in the world. For more info, please visit us at www.vsemi.com.
|
Related News
- Pearl Semi selects Siemens' Symphony AMS platform for its novel low-noise digital PLL design
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
- Silicon Creations to Showcase PLL Developments on 22nm to 5nm Processes at TSMC 2019 Open Innovation Platform Ecosystem Forum
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |