Silicon Ventures tips plan to stem fabless VC drought
Peter Clarke, EETimes
5/11/2012 5:47 AM EDT
GENEVA, Switzerland – Ken Lawler, founding partner with Silicon Ventures Inc., laid out his firm's innovative approach to backing chip companies with a $200 million fund, at a European executive conference organized by the Global Semiconductor Alliance (GSA), held here this week.
Recently formed Silicon Ventures intends to work with strategic investors in what Lawler calls a "balanced risk model."
E-mail This Article | Printer-Friendly Page |
Related News
- GSA Reports An Increase in Funding Activity
- Fabless, Analog IC Provider Silicon Line Secures Funding to Pursue Fast-Growing Markets for Its Patented PHY Layer Chips
- Taalas emerges from stealth with $50 million in funding and a groundbreaking silicon AI technology
- SCALINX, Leading Fabless Semiconductor in System-on-a-Chip Design, Secures €34 Million in Second Round Funding
- Efabless Raises $6.3 Million in Series A-1 Extension, Featuring Investments from GlobalFoundries, Synopsys, and New North Ventures
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards