AMD Selects Synopsys as a Verification IP Partner
Expands Collaboration to Further Accelerate SoC Verification
MOUNTAIN VIEW, Calif., May 14, 2012 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP used in the design, verification and manufacture of electronic components and systems, today announced a multi-year agreement to provide Advanced Micro Devices, Inc. (AMD) with its next-generation Discovery™ Verification IP (VIP). Based on the new VIPER architecture, the recently announced Discovery VIP family provides inherent performance, ease-of-use and extensibility to speed and simplify verification of the most complex system-on-chip (SoC) designs. This agreement covers a variety of VIP titles including USB 3.0, ARM® AMBA® AXI™ interconnect, SATA 3.0, PCI Express® Gen 3, and MIPI, as well as Synopsys' Protocol Analyzer, a unique protocol-aware SoC debug environment.
"In our verification environment for Southbridge SoCs and IP cores, we utilize several interfaces, including AXI3™ and USB 3.0. After an extensive evaluation, we selected Synopsys' next-generation Discovery VIP for several of our leading SoC designs," said Thomas Bodmer, manager of design engineering at AMD. "With Discovery VIP, we have seen benefits in minimizing our simulation runs and achieving higher coverage. We have used Synopsys' Protocol Analyzer technology to narrow down protocol violations and debug the root causes."
The growing use of increasingly complex interface protocols makes verification and debug of SoCs one of the most difficult and time-consuming aspects of functional verification. VIP provides functional models that engineers use to test all SoC interfaces before manufacturing, enabling them to verify whether an interface conforms to published specification. Synopsys' Discovery VIP family offers up to four times (4X) higher performance than other commercial VIP, as well as ease-of-use, ease-of-debug, configuration, coverage and test-development capabilities to improve SoC verification productivity.
"The strategic agreement announced today expands and accelerates the successful long-standing verification collaboration between AMD and Synopsys," said Manoj Gandhi, senior vice president and general manager of the Synopsys Verification Group. "With the increasingly critical nature of VIP in SoC verification, we continue to collaborate with AMD to deliver leading VIP technology that helps manage the total cost of verification."
About Synopsys®
Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Imagination Technologies Selects Synopsys as Advanced Verification Technology Partner
- Synopsys Honored at TSMC 2023 OIP Ecosystem Forum with Multiple Partner of the Year Awards
- ADTechnology Joins Synopsys IP OEM Partner Program
- Imperas Collaborates with Synopsys on SystemVerilog based RISC-V Verification
- Bluespec collaborates with Synopsys to address growing verification demands for RISC-V design community
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |