IC Manage Introduces Views Storage Acceleration Software
Dramatically speeds data access and reduces storage needs
LOS GATOS, Calif., May 15, 2012 – IC Manage, Inc. today introduced its IC Manage Views™ storage acceleration software - a version aware, virtual file system that presents complete workspace views, while only transferring data on demand to a local file cache. IC Manage Views removes network transfer bottlenecks to accelerate Electronic Design Automation (EDA) tool performance, achieve Zero-Time Sync™ (ZTS) for workspaces, and reduce storage utilization. IC Manage Views is 100% compatible with all storage technologies and works at both local and remote sites.
- Zero-Time Sync - a one gigabyte, 10,000 file workspace takes approximately one second to populate, allowing tools to run immediately.
- Faster EDA tool performance - utilizes local storage for reads, so design engineers get local speeds and avoid delays caused by network latency. Utilizing network storage for writes provides consistent data storage and access.
- Drastically reduced total storage. IC Manage Views automatically rotates least recently used files to stay within workspace cache quotas, and handles cache recovery in the event of failures or errors.
Design File Management Issues, including EDA tool slowdown
According to 524 respondent Global Design Management survey results released by IC Manage today, the primary engineering challenges with design file management fall into two major areas: Speed and storage. The top speed problems are network storage bottlenecks slowing the creation and updates of remote and local workspaces, and EDA tool performance. The storage problem is that the cost of storage capacity needed to keep up with expanding design data is too high -- design teams are constantly wrestling with storage needs.
The survey found that on average, network data transfer bottlenecks account for 30% of the EDA tool iteration time. Numerous EDA design tools are impacted by network bottlenecks, including place and route, RTL functional verification, timing analysis, SPICE simulation/analysis, physical verification, and custom layout.
Using symbolic links has been a common technique to reduce disk space usage. However, almost three-quarters of symlinks users cite major issues. Approximately half cite the lack of control when using mirrors due to the automatic data push or out-of-sync mirrors. Other issues include workspace instability when versions are removed from the symbolic link trees to recover space, and security problems caused by difficulty managing UNIX-style directory permissions.
“IC Manage Views gives design groups the flexibility to build workspaces anywhere and at any location, all at local speed, and avoid problems with disk space allocation,” said Shiv Sikand, IC Manage Engineering Vice President. “IC Manage Views is scalable, so the savings increase with the number of users and the size of the databases.”
IC Manage Views Technology Details
IC Manage Views unloads work from a central NAS filer, thereby removing the network bottleneck and accelerating its clients compute jobs. Designers and verification engineers are presented with a fully populated view of their files. When the engineer initiates a read operation, IC Manage Views will obtain the file from the local cache; if the file is not there, IC Manage Views fetches it from the GDP repository. When a designer saves data, IC Manage Views will write it to local or network storage.
IC Manage Views has none of the limitations associated with symbolic links described in the survey results. Designers maintain workspace file control and stability, with fine-grained security configurations independent of file system permissions. IC Manage Views has no manual management of network cache storage and number of versions.
IC Manage Views Availability
IC Manage Views is available immediately on Linux™. It is scheduled to be released on Windows™ before the end of 2012. For more information, please go to the IC Manage Views webpage.
About IC Manage
IC Manage provides high performance design and IP management solutions for companies to efficiently collaborate on single and multi-site designs. IC Manage lets designers dynamically track, control and distribute library, block-level and SOC design data, including configurations and properties. Design teams can improve product quality, designer productivity, team collaboration, and bug tracking, plus maximize reuse of existing assets through swift derivations of existing IP. IC Manage is headquartered at Suite 100, 15729 Los Gatos Blvd., Los Gatos, CA. For more information visit us at www.icmanage.com.
|
Related News
- Siemens introduces Innovator3D IC - a comprehensive multiphysics cockpit for 3D IC design, verification and manufacturing
- Siemens introduces mPower power integrity solution for analog, digital and mixed-signal IC designs
- Cadence Introduces Voltus-XP Technology with Extensive Parallelism, Up to 5X Acceleration, and Increased Capacity for Power Signoff at Advanced Nodes
- Altior Inc. announces availability of AltraSTAR - Hadoop Storage Accelerator and Optimizer, based on its Altraflex HW acceleration platform and CeDeFS Filter Layer software
- SynTest introduces DFT software that automatically stitches test-ready design blocks and cores together to improve the quality of IC and SoC designs
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |