Magma and Logicvision demonstrate streamlined methodology for SoC design
Hierarchical Implementation Combined With Advanced Modeling Capabilities Provides Large Productivity Improvement
San Jose, Calif., April 16, 2002 - LogicVision, Inc., (NASDAQ:LGVN), a leading provider of embedded test IP for integrated circuits and systems, and chip design solutions provider Magma Design Automation, Inc. (Nasdaq: LAVA), announced the successful completion of placement, routing and timing verification of a high-performance system-on-a-chip (SoC) designed by a major broadband communications and networking services company, using advanced technology from the two companies.
The 10 million-gate, 200 MHz, 0.13-micron design was partitioned for layout into several hierarchical blocks, including LogicVision's embedded test designed to implement at-speed self-test of logic and memories. LogicVision's hierarchical test architecture enables its micro-testers to coexist with the functional logic in each block designated for layout, improving the ability of the physical design software to meet timing specifications. Timing constraints for the functional and the LogicVision embedded test circuits were handled simultaneously by Magma's Blast Chip™, enabling the timing-driven layout to be completed without costly iterations. Achieving compliance with timing specifications typically requires several sets of constraints and analysis runs and many passes through placement and routing. Blast Chip includes advanced modeling capabilities that make it possible for designers to combine constraints for all modes of operation into a single set and achieve timing closure in a reasonable and predictable amount of time.
The successful completion of this project is an important milestone in the relationship between LogicVision and Magma. The two companies now plan to accelerate efforts to fully automate the interfaces between LogicVision and Magma product.
"We're extremely pleased with the initial results of our collaboration with Magma," said Mukesh Mowji, vice president of marketing and business development for LogicVision. "This project demonstrates the excellent fit between the LogicVision hierarchical logic test architecture and the advanced Magma physical design environment."
"Having pioneered the concept of integrating design solutions to deliver better results and faster time to market, we're constantly looking for ways to interface more closely with other important tool providers," said Bob Smith, Magma's vice president of product marketing. "We"re very excited to be working with LogicVision to offer mutual customers an automated and seamless flow between our implementation solution and their industry-leading embedded test products."
Continuing the theme of close cooperation, LogicVision will participate in Magma's European Seminar Tour in Stockholm, Sweden; Dusseldorf, Germany; and Nice, France on April 16-23, 2002. For details about the seminar tour, go to www.magma-da.com/EuropeSeminars.
About Magma Design Automation
Magma software products enable chip designers to reduce the time required to design and produce complex integrated circuits in the communications, computing, consumer electronics, networking and semiconductor industries. Magma provides a single executable for RTL-to-GDSII chip design. The company's products, Blast Fusion™, Blast Chip™, Blast Plan™ and Blast Noise™, utilize Magma's proprietary FixedTiming® methodology and single data model architecture to reduce the timing-closure iterations often required between the logic and physical processes in conventional IC design flows. Magma's Diamond SI™ also leverages the single data model architecture to provide an integrated, standalone platform for post-layout, sign-off quality signal integrity verification.
Magma maintains headquarters in Cupertino, Calif., as well as sales and support facilities in Silicon Valley, Los Angeles, Orange County and San Diego, Calif.; Boston, Mass.; Durham, N.C.; Laurys Station, Pa.; Austin and Dallas, Texas; Newcastle, Wash.; and in Germany, Israel, Japan, Korea, The Netherlands, Taiwan and the United Kingdom. The company's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.
About LogicVision Inc.
LogicVision (NASDAQ: LGVN) provides proprietary technologies for embedded test that enable the more efficient design and manufacture of complex semiconductors. LogicVision's embedded test solution allows integrated circuit designers to embed into a semiconductor design test functionality that can be used during semiconductor production and throughout the useful life of the chip. For more information on the company and its products, please visit the LogicVision Web site at www.logicvision.com.
Contacts:
LogicVision, Inc. contact: Clarisse Balistreri LogicVision, Inc. (408) 453-0146 clarisse@logicvision.com | LogicVision agency contact: Vincent Mayeda The Loomis Group (909) 614-1767 vincent@loomisgroup.com |
Forward-Looking Statements
Except for the historical information contained herein, the matters set forth in this press release, including statements as to Magma and LogicVision's plans to accelerate their efforts to fully automate the interfaces between their products, and the features and benefits of Magma's and LogicVision's products and of the integration of those products, are forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risk and uncertainties that could cause actual results to differ materially, including, but not limited to, whether technical problems will impede the ability of Magma and LogicVison products to interface and provide desired results, whether LogicVision and Magma choose to continue to work together, and other risks detailed from time to time in LogicVision's SEC reports, including its annual report on Form 10-K for the year ended December 31, 2001, and in Magma's Prospectus dated November 19, 2001 filed with the SEC and from time to time in Magma's SEC reports, including its Quarterly Report on Form 10-Q for the quarter ended December 31, 2001. These forward-looking statements speak only as of the date hereof. LogicVision and Magma disclaim any obligation to update these forward-looking statements.
LogicVision, Embedded Test, LogicVision Ready and LogicVision logos are trademarks or registered trademarks of LogicVision Inc. in the United States and other countries. All other trademarks and service marks are the property of their respective owners.
Magma and FixedTiming are registered trademarks and Blast Chip, Blast Fusion, Blast Noise, Blast Plan and Diamond SI are trademarks of Magma Design Automation. All other product and company names are trademarks and registered trademarks of their respective companies.
Acronyms and Definitions
ATE: Automatic Test Equipment
ATPG: Automatic Test Pattern Generation
BIST: Built-in-Self-TestDFT: Design-for-Test
DFT: Design-for-Test
EDA: Electronic Design Automation
GDSII: An industry format describing the physical structure of the chip design and used to create mask tooling for chip manufacturing
GUI: Graphics User Interface
HDL: Hardware Description Language
IC: Integrated Circuit
RTL: Register Transfer-Level
Verilog: A hardware description language used to design and document electronic systems.
VHDL: VHSIC (Very High-Speed Integrated Circuit) HDL
IP: Intellectual Property
SoC: System-on-chip
Related News
- A methodology for turning an SoC into chiplets
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Imperas releases new RISC-V Processor Verification IP to drive RISC-V adoption forward with a flexible methodology for all SoC adopters
- Arasan to demonstrate its SD Card UHS-II PHY IP and eMMC 5.1 PHY IP for 12nm SoC Designs at the 2019 Flash Memory Summit
- Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |